CONDENSED MATTER: ELECTRONIC STRUCTURE, ELECTRICAL, MAGNETIC, AND OPTICAL PROPERTIES |
Prev
Next
|
|
|
Charge trapping effect at the interface of ferroelectric/interlayer in the ferroelectric field effect transistor gate stack |
Xiaoqing Sun(孙晓清)1,2, Hao Xu(徐昊)1,2, Junshuai Chai(柴俊帅)1,2, Xiaolei Wang(王晓磊)1,2, and Wenwu Wang(王文武)1,2,3,† |
1. Key Laboratory of Microelectronics & Integrated Technology, Institute of Microelectronics, Chinese Academy of Sciences, Beijing 100029, China; 2. College of Microelectronics, University of Chinese Academy of Sciences, Beijing 100049, China; 3. Bureau of Major R&D Programs Chinese Academy of Sciences, Beijing 100864, China |
|
|
Abstract We study the charge trapping phenomenon that restricts the endurance of n-type ferroelectric field-effect transistors (FeFETs) with metal/ferroelectric/interlayer/Si (MFIS) gate stack structure. In order to explore the physical mechanism of the endurance failure caused by the charge trapping effect, we first establish a model to simulate the electron trapping behavior in n-type Si FeFET. The model is based on the quantum mechanical electron tunneling theory. And then, we use the pulsed Id-Vg method to measure the threshold voltage shift between the rising edges and falling edges of the FeFET. Our model fits the experimental data well. By fitting the model with the experimental data, we get the following conclusions. (i) During the positive operation pulse, electrons in the Si substrate are mainly trapped at the interface between the ferroelectric (FE) layer and interlayer (IL) of the FeFET gate stack by inelastic trap-assisted tunneling. (ii) Based on our model, we can get the number of electrons trapped into the gate stack during the positive operation pulse. (iii) The model can be used to evaluate trap parameters, which will help us to further understand the fatigue mechanism of FeFET.
|
Received: 21 February 2023
Revised: 12 May 2023
Accepted manuscript online: 12 May 2023
|
PACS:
|
77.80.-e
|
(Ferroelectricity and antiferroelectricity)
|
|
85.50.-n
|
(Dielectric, ferroelectric, and piezoelectric devices)
|
|
77.84.-s
|
(Dielectric, piezoelectric, ferroelectric, and antiferroelectric materials)
|
|
Fund: Project supported by the National Natural Science Foundation of China (Grant No.92264104). |
Corresponding Authors:
Wenwu Wang
E-mail: wangwenwu@ime.ac.cn
|
Cite this article:
Xiaoqing Sun(孙晓清), Hao Xu(徐昊), Junshuai Chai(柴俊帅), Xiaolei Wang(王晓磊), and Wenwu Wang(王文武) Charge trapping effect at the interface of ferroelectric/interlayer in the ferroelectric field effect transistor gate stack 2023 Chin. Phys. B 32 087701
|
[1] Li Y, Liu X P, Sun T Y, Zhang F B, Fu T, Wang-yang P H, Li H O and Chen Y H 2016 Proceedings of the 62th IEEE International Electron Devices Meeting (IEDM), December 3-7, 2016, San Francisco, America, pp. 11.5.1 [9] Yurchuk E, Müller J, Knebel S, Sundqvist J, Graham A P, Melde T, Schröder U and Mikolajick T 2017 Proceedings of the 63th IEEE International Electron Devices Meeting (IEDM), December 2-6, 2017, San Francisco, America, pp. 19.7.1 [12] Li X Q, George S, Liang Y H, Ma K S, Ni K, Aziz A, Gupta S K, Sampson J, Chang M F, Liu Y P, Yang H Z, Datta S and Narayanan V 2020 Proceedings of the 39th IEEE Symposium on VLSI Technology, June 16-19, 2020, Honolulu, America, p. 1 [19] Saitoh M, Ichihara R, Yamaguchi M, Suzuki K, Takano K, Akari K, Takahashi K, Kamiya Y, Matsuo K, Kamimuta Y, Sakuma K, Ota K and Fujii S 2020 Proceedings of the 66th IEEE International Electron Devices Meeting (IEDM), December 12-18, 2020, San Francisco, America, pp. 18.1.1 [20] Toprasertpong K, Lin Z Y, Lee T E, Takenaka M and Takagi S 2020 Proceedings of the 39th IEEE Symposium on VLSI Technology, June 16-19, 2020, Honolulu, America, p. 1 [21] Wang Z, Tasneem N, Islam M M, Chen H, Hur J, Chern W, Yu S M and Khan A 2020 Proceedings of the 66th IEEE International Electron Devices Meeting (IEDM), December 12-18, 2020, San Francisco, America, pp. 4.4.1 [24] Ryndyk D A 2018 Theory of Quantum Transport at Nanoscale (introduction and contents) (Berlin: Springer) [25] Liu L, Liu C, Jiang L, Li J, Ding Y, Wang S, Jiang Y G, Sun Y B, Wang J, Chen S, Zhang D W and Zhou P 2020 Proceedings of the 66th IEEE International Electron Devices Meeting (IEDM), December 12-18, 2020, San Francisco, America, pp. 18.6.1 |
No Suggested Reading articles found! |
|
|
Viewed |
|
|
|
Full text
|
|
|
|
|
Abstract
|
|
|
|
|
Cited |
|
|
|
|
Altmetric
|
blogs
Facebook pages
Wikipedia page
Google+ users
|
Online attention
Altmetric calculates a score based on the online attention an article receives. Each coloured thread in the circle represents a different type of online attention. The number in the centre is the Altmetric score. Social media and mainstream news media are the main sources that calculate the score. Reference managers such as Mendeley are also tracked but do not contribute to the score. Older articles often score higher because they have had more time to get noticed. To account for this, Altmetric has included the context data for other articles of a similar age.
View more on Altmetrics
|
|
|