Please wait a minute...
Chin. Phys. B, 2016, Vol. 25(12): 127304    DOI: 10.1088/1674-1056/25/12/127304
CONDENSED MATTER: ELECTRONIC STRUCTURE, ELECTRICAL, MAGNETIC, AND OPTICAL PROPERTIES Prev   Next  

Ultralow turnoff loss dual-gate SOI LIGBT with trench gate barrier and carrier stored layer

Yi-Tao He(何逸涛), Ming Qiao(乔明), Bo Zhang(张波)
State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu 610054, China
Abstract  

A novel ultralow turnoff loss dual-gate silicon-on-insulator (SOI) lateral insulated gate bipolar transistor (LIGBT) is proposed. The proposed SOI LIGBT features an extra trench gate inserted between the p-well and n-drift, and an n-type carrier stored (CS) layer beneath the p-well. In the on-state, the extra trench gate acts as a barrier, which increases the carrier density at the cathode side of n-drift region, resulting in a decrease of the on-state voltage drop (Von). In the off-state, due to the uniform carrier distribution and the assisted depletion effect induced by the extra trench gate, large number of carriers can be removed at the initial turnoff process, contributing to a low turnoff loss (Eoff). Moreover, owing to the dual-gate field plates and CS layer, the carrier density beneath the p-well can greatly increase, which further improves the tradeoff between Eoff and Von. Simulation results show that Eoff of the proposed SOI LIGBT can decrease by 77% compared with the conventional trench gate SOI LIGBT at the same Von of 1.1 V.

Keywords:  lateral insulated gate bipolar transistor (LIGBT)      turnoff loss      trench gate barrier      carrier stored layer  
Received:  27 July 2016      Revised:  25 August 2016      Accepted manuscript online: 
PACS:  73.40.Ty (Semiconductor-insulator-semiconductor structures)  
  85.30.De (Semiconductor-device characterization, design, and modeling)  
  85.30.Tv (Field effect devices)  
Fund: 

Project supported by the National Natural Science Foundation of China (Grant Nos. 61376080 and 61674027) and the Natural Science Foundation of Guangdong Province, China (Grant Nos. 2014A030313736 and 2016A030311022).

Corresponding Authors:  Ming Qiao     E-mail:  qiaoming@uestc.edu.cn

Cite this article: 

Yi-Tao He(何逸涛), Ming Qiao(乔明), Bo Zhang(张波) Ultralow turnoff loss dual-gate SOI LIGBT with trench gate barrier and carrier stored layer 2016 Chin. Phys. B 25 127304

[1] Simpson M R, Gough P A, Hshieh F I and Rumennik V 1985 Proc. IEDM, p. 740
[2] Leung Y, Paul A, Plummer J and Wong S 1998 IEEE Trans. Electron Dev. 45 2251
[3] Kho E C T, Hoelke A D, Pilkington S J, Pal D K, Abidin W A W Z, Ng L Y, Antoniou M and Udrea F 2012 IEEE Electron Dev. Lett. 33 1291
[4] Nitta T, Yanagi S, Miyajima T, Furuya K, Otsu Y, Onoda H and Hatasako K 2006 Proc. ISPSD, June 4-8, 2006, Naples, Italy, p. 1
[5] Zhu J, Zhang L, Sun W F, Du Y C, Huang K Q, Chen M, Shi L X, Gu Y and Zhang S 2016 IEEE Trans. Electron Dev. 63 1161
[6] Qiao M, Zhang K, Zhou X, Zou J, Zhang B and Li Z J 2015 IEEE Trans. Electron Dev. 62 1970
[7] Qiao M, Zhou X, He Y T, Wen H J, Zhao Y Y and Zhang B 2012 IEEE Electron Dev. Lett. 33 1438
[8] Chul J H, Byeon D S, Oh J K, Han M K and Choi Y I 2000 Proc. ISPSD, May 22-25, 2000, Toulouse, French, p. 149
[9] Hardikar S, Tadikonda R, Sweet M, Vershinin K and Narayanan E M S 2003 IEEE Trans. Electron Dev. 24 701
[10] Green D W, Sweet M, Vershinin K V, Hardikar S and Narayanan E M S 2005 IEEE Trans. Electron Dev. 52 2482
[11] Lee B H, Chun J H, Kim S D, Byeon D S, Lee W O, Han M K and Choi Y I 1998 Electron Dev. Lett. 19 490
[12] Udugampola N K, McMahon R A, Udrea F and Amaratunga G 2005 IEEE Trans. Electron Dev. 52 99
[13] Chen W S, Li Z J and Zhang B 2010 IEEE Electron Dev. Lett. 31 467
[14] He Y T, Qiao M, Zhou X, Li Z J and Zhang B 2015 IEEE Trans. Electron Dev. 62 3774
[15] Chen W Z, Li Z H, Zhang B, Ren M, Zhang J P, Liu Y and Li Z J 2014 Chin. Phys. B 23 018505
[16] Fu Q, Zhang B, Luo X R and Li Z J 2013 Chin. Phys. B 22 077309
[17] Mori M, Oyama K, Kohno Y, Sakano J, Uruno J, Ishizaka K and Kawase D 2007 IEEE Trans. Electron Dev. 54 2011
[18] Takahashi H, Haruguchi H, Hagino H and Yamada T 1996 Proc. ISPSD, May 20-23, 1996, Maui, HI, USA, p. 349
[19] Takahashi S, Akio A, Youichi Y, Satoshi S and Norihito N 2012 Proc. ISPSD, June 3-7, 2012, Bruges, Belgium, p. 393
[20] Takei M, Fujikake S, Nakazawa H, Naito T, Kawashima T, Shimoyama K and Kuribayashi H 2010 Proc. ISPSD, June 6-10, 2010, Hiroshima, Japan, p. 383
[21] Meng H, Chen J, Frank X C J and Lin X N 2014 Proc. ICSICT, October 28-31, 2014, Guilin, China, p. 1
[22] Zhang J P, Li Z H, Zhang B and Li Z J 2014 Chin. Phys. B 23 088504
[23] He Y T, Qiao M, Zhang B and Li Z J 2016 Superlattices and Microstructures 89 179
[24] Synopsys Inc., Fremont, CA, MEDICI, Two Dimensional Device Simulation Program, 2004
[1] Fast-switching SOI-LIGBT with compound dielectric buried layer and assistant-depletion trench
Chunzao Wang(王春早), Baoxing Duan(段宝兴), Licheng Sun(孙李诚), and Yintang Yang(杨银堂). Chin. Phys. B, 2022, 31(4): 047304.
[2] A super-junction SOI-LDMOS with low resistance electron channel
Wei-Zhong Chen(陈伟中), Yuan-Xi Huang(黄元熙), Yao Huang(黄垚), Yi Huang(黄义), and Zheng-Sheng Han(韩郑生). Chin. Phys. B, 2021, 30(5): 057303.
[3] Novel fast-switching LIGBT with P-buried layer and partial SOI
Haoran Wang(王浩然), Baoxing Duan(段宝兴), Licheng Sun(孙李诚), and Yintang Yang(杨银堂). Chin. Phys. B, 2021, 30(2): 027302.
[4] Stress and strain analysis of Si-based Ⅲ-V template fabricated by ion-slicing
Shuyan Zhao(赵舒燕), Yuxin Song(宋禹忻), Hao Liang(梁好), Tingting Jin(金婷婷), Jiajie Lin(林家杰), Li Yue(岳丽), Tiangui You(游天桂), Chang Wang(王长), Xin Ou(欧欣), Shumin Wang(王庶民). Chin. Phys. B, 2020, 29(7): 077303.
[5] Novel high-K with low specific on-resistance high voltage lateral double-diffused MOSFET
Li-Juan Wu(吴丽娟), Zhong-Jie Zhang(章中杰), Yue Song(宋月), Hang Yang(杨航), Li-Min Hu(胡利民), Na Yuan(袁娜). Chin. Phys. B, 2017, 26(2): 027101.
[6] Modeling of a triple reduced surface field silicon-on-insulator lateral double-diffused metal-oxide-semiconductor field-effect transistor with low on-state resistance
Yu-Ru Wang(王裕如), Yi-He Liu(刘祎鹤), Zhao-Jiang Lin(林兆江), Dong Fang(方冬), Cheng-Zhou Li(李成州), Ming Qiao(乔明), Bo Zhang(张波). Chin. Phys. B, 2016, 25(2): 027305.
[7] A uniform doping ultra-thin SOI LDMOS with accumulation-mode extended gate and back-side etching technology
Yan-Hui Zhang(张彦辉), Jie Wei(魏杰), Chao Yin(尹超), Qiao Tan(谭桥), Jian-Ping Liu(刘建平), Peng-Cheng Li(李鹏程), Xiao-Rong Luo(罗小蓉). Chin. Phys. B, 2016, 25(2): 027306.
[8] An ultra-low specific on-resistance trench LDMOS with a U-shaped gate and accumulation layer
Li Peng-Cheng (李鹏程), Luo Xiao-Rong (罗小蓉), Luo Yin-Chun (罗尹春), Zhou Kun (周坤), Shi Xian-Long (石先龙), Zhang Yan-Hui (张彦辉), Lv Meng-Shan (吕孟山). Chin. Phys. B, 2015, 24(4): 047304.
[9] A low specific on-resistance SOI LDMOS with a novel junction field plate
Luo Yin-Chun (罗尹春), Luo Xiao-Rong (罗小蓉), Hu Gang-Yi (胡刚毅), Fan Yuan-Hang (范远航), Li Peng-Cheng (李鹏程), Wei Jie (魏杰), Tan Qiao (谭桥), Zhang Bo (张波). Chin. Phys. B, 2014, 23(7): 077306.
[10] Partial-SOI high voltage laterally double-diffused MOS with a partially buried n+-layer
Hu Sheng-Dong (胡盛东), Wu Xing-He (武星河), Zhu Zhi (朱志), Jin Jing-Jing (金晶晶), Chen Yin-Hui (陈银晖). Chin. Phys. B, 2014, 23(6): 067101.
[11] A dual-gate and dielectric-inserted lateral trench insulated gate bipolar transistor on a silicon-on-insulator substrate
Fu Qiang (付强), Zhang Bo (张波), Luo Xiao-Rong (罗小蓉), Li Zhao-Ji (李肇基). Chin. Phys. B, 2013, 22(7): 077309.
[12] A low on-resistance buried current path SOI p-channel LDMOS compatible with n-channel LDMOS
Zhou Kun (周坤), Luo Xiao-Rong (罗小蓉), Fan Yuan-Hang (范远航), Luo Yin-Chun (罗尹春), Hu Xia-Rong (胡夏融), Zhang Bo (张波). Chin. Phys. B, 2013, 22(6): 067306.
[13] Ultra-low specific on-resistance vertical double-diffused metal-oxide semiconductor with a high-k dielectric-filled extended trench
Wang Pei (王沛), Luo Xiao-Rong (罗小蓉), Jiang Yong-Heng (蒋永恒), Wang Qi (王琦), Zhou Kun (周坤), Wu Li-Juan (吴丽娟), Wang Xiao-Wei (王骁玮), Cai Jin-Yong (蔡金勇), Luo Yin-Chun (罗尹春), Fan Ye (范叶), Hu Xia-Rong (胡夏融), Fan Yuan-Hang (范远航), Wei Jie (魏杰), Zhang Bo (张波). Chin. Phys. B, 2013, 22(2): 027305.
[14] A high voltage silicon-on-insulator lateral insulated gate bipolar transistor with a reduced cell-pitch
Luo Xiao-Rong (罗小蓉), Wang Qi (王琦), Yao Guo-Liang (姚国亮), Wang Yuan-Gang (王元刚), Lei Tian-Fei (雷天飞), Wang Pei (王沛), Jiang Yong-Heng (蒋永恒), Zhou Kun (周坤), Zhang Bo (张波). Chin. Phys. B, 2013, 22(2): 027303.
[15] A low specific on-resistance SOI MOSFET with dual gates and recessed drain
Luo Xiao-Rong (罗小蓉), Luo Yin-Chun (罗尹春), Fan Ye (范叶), Hu Gang-Yi (胡刚毅), Wang Xiao-Wei (王骁玮), Zhang Zheng-Yuan (张正元), Fan Yuan-Hang (范远航), Cai Jin-Yong (蔡金勇), Wang Pei (王沛), Zhou Kun (周坤). Chin. Phys. B, 2013, 22(2): 027304.
No Suggested Reading articles found!