Novel high-voltage power lateral MOSFET with adaptive buried electrodes

doi:10.1088/1674-1056/21/7/077101

Abstract A new high-voltage and low-specific on-resistance (R_on,sp) adaptive buried electrode (ABE) silicon-on-insulator (SOI) power lateral MOSFET and its analytical model of the electric fields are proposed. The MOSFET features are that the electrodes are buried in the buried oxide (BOX) layer, the negative drain voltage V_d is divided into many partial voltages and output to the electrodes in the buried oxide layer, the potentials on the electrodes change linearly from the drain to the source. Because the interface silicon layer potentials are lower than the neighboring electrode potentials, the electronic potential wells are formed above the electrode regions, and the hole potential wells are formed in the spacings of two neighbouring electrode regions. The interface hole concentration is much higher than the electron concentration through designing the buried layer electrode potentials. Based on the interface charge enhanced dielectric layer field theory, the electric field strength in the buried layer is enhanced. The vertical electric field E_I and the breakdown voltage (BV) of ABE SOI are 545 V/μm and -587 V in 50 μm long drift region and 1 μm thick dielectric layer, and a low R_on,sp is obtained. Furthermore, the structure also alleviates the self-heating effect (SHE). The analytical model matches well with the simulation result.

Keywords: adaptive buried electrode interface charge breakdown voltage enhanced dielectric layer field

Received: 24 October 2011
Revised: 08 December 2011
Accepted manuscript online:

PACS:	71.10.-w	(Theories and models of many-electron systems)
	73.20.-r	(Electron states at surfaces and interfaces)
	73.40.Qv	(Metal-insulator-semiconductor structures (including semiconductor-to-insulator))
	77.22.Jp	(Dielectric breakdown and space-charge effects)

Fund: Project supported by the National Natural Science Foundation of China (Grant No. 60906038) and the Science Technology Foundation for Young Scientist of University of Electronic Science and Technology of China (Grant No. L08010301JX0830).

Corresponding Authors: Zhang Wen-Tong
E-mail: wentwing@126.com

Cite this article:

Zhang Wen-Tong(章文通), Wu Li-Juan(吴丽娟), Qiao Ming(乔明) Luo Xiao-Rong(罗小蓉), Zhang Bo(张波), and Li Zhao-Ji(李肇基) Novel high-voltage power lateral MOSFET with adaptive buried electrodes 2012 Chin. Phys. B 21 077101

[1]	Merchant S, Arnold E and Baumgart H 1991 Proc. IEEE Int. Symp. Power Semiconductor Devices and IC's, April 22--24, 1991 Baltimore, USA, p. 31
[2]	Nakagawa A, Yasuhara N and Baba Y 1991 IEEE Trans. Electron Devices 38 1650
[3]	Funaki H, Yamaguchi Y and Hirayama K 1998 Proc.10th Int. Symp. Power Semiconductor Devices and IC's, June 3--6, 1998 Tokyo, Japan, p. 25
[4]	Li Z J, Zhang B, Luo X R, Hu S D, Fang J, Li Z H, Qiao M and Guo Y F 2007 International Conference on Communications, Circuits and Systems, July 11--13, 2007 Fukuok, Japan, p. 1320
[5]	Li Q, Zhang B and Li Z J 2008 Acta Phy. Sin. 57 6565 (in Chinese)
[6]	Qiao M, Zhang B and Li Z J 2007 Acta Phys. Sin. 56 3990 (in Chinese)
[7]	Hu S D, Zhang B and Li Z J 2009 Chin. Phys. B 18 315
[8]	Luo X R, Wang Y G, Deng H and Florin Udrea 2010 Chin. Phys. B 19 077306
[9]	Duan B X, Huang Y G, Zhang B and Li Z J 2005 Solid-State Electronics 50 480
[10]	Hu S D, Li Z J, Zhang B and Luo X R 2010 Chin. Phys. B 19 037303
[11]	Wu L J, Hu S D, Zhang B and Li Z J 2010 Journal of Semiconductors 31 044008 (in Chinese)
[12]	Wu L J, Hu S D, Zhang B and Li Z J 2011 Chin. Phys. B 20 087101
[13]	Luo X R, Yao G L, Chen X, Wang Q, Ge R and Udrea F 2011 Chin. Phys. B 20 028501
[14]	TMA MEDICI 4.2 Palo Alto: Technology Modeling Associates Inc.
[15]	Wang Y G, Luo X R, Ge R and Wu L J 2011 Chin. Phys. B 20 077304
[16]	Guo Y F, Zhang B and Li Z J 2004 Journal of Semiconductors 25 1623 (in Chinese)

[1]	Design optimization of high breakdown voltage vertical GaN junction barrier Schottky diode with high-K/low-K compound dielectric structure Kuiyuan Tian(田魁元), Yong Liu(刘勇), Jiangfeng Du(杜江锋), and Qi Yu(于奇). Chin. Phys. B, 2023, 32(1): 017306.
[2]	A 4H-SiC trench MOSFET structure with wrap N-type pillar for low oxide field and enhanced switching performance Pei Shen(沈培), Ying Wang(王颖), and Fei Cao(曹菲). Chin. Phys. B, 2022, 31(7): 078501.
[3]	Lateral β-Ga₂O₃ Schottky barrier diode fabricated on (-201) single crystal substrate and its temperature-dependent current-voltage characteristics Pei-Pei Ma(马培培), Jun Zheng(郑军), Ya-Bao Zhang(张亚宝), Xiang-Quan Liu(刘香全), Zhi Liu(刘智), Yu-Hua Zuo(左玉华), Chun-Lai Xue(薛春来), and Bu-Wen Cheng(成步文). Chin. Phys. B, 2022, 31(4): 047302.
[4]	Fast-switching SOI-LIGBT with compound dielectric buried layer and assistant-depletion trench Chunzao Wang(王春早), Baoxing Duan(段宝兴), Licheng Sun(孙李诚), and Yintang Yang(杨银堂). Chin. Phys. B, 2022, 31(4): 047304.
[5]	Modeling of high permittivity insulator structure with interface charge by charge compensation Zhi-Gang Wang(汪志刚), Yun-Feng Gong(龚云峰), and Zhuang Liu(刘壮). Chin. Phys. B, 2022, 31(2): 028501.
[6]	Terminal-optimized 700-V LDMOS with improved breakdown voltage and ESD robustness Jie Xu(许杰), Nai-Long He(何乃龙), Hai-Lian Liang(梁海莲), Sen Zhang(张森), Yu-De Jiang(姜玉德), and Xiao-Feng Gu(顾晓峰). Chin. Phys. B, 2021, 30(6): 067303.
[7]	Design and simulation of AlN-based vertical Schottky barrier diodes Chun-Xu Su(苏春旭), Wei Wen(温暐), Wu-Xiong Fei(费武雄), Wei Mao(毛维), Jia-Jie Chen(陈佳杰), Wei-Hang Zhang(张苇杭), Sheng-Lei Zhao(赵胜雷), Jin-Cheng Zhang(张进成), and Yue Hao(郝跃). Chin. Phys. B, 2021, 30(6): 067305.
[8]	A super-junction SOI-LDMOS with low resistance electron channel Wei-Zhong Chen(陈伟中), Yuan-Xi Huang(黄元熙), Yao Huang(黄垚), Yi Huang(黄义), and Zheng-Sheng Han(韩郑生). Chin. Phys. B, 2021, 30(5): 057303.
[9]	Improved 4H-SiC UMOSFET with super-junction shield region Pei Shen(沈培), Ying Wang(王颖), Xing-Ji Li(李兴冀), Jian-Qun Yang(杨剑群), Cheng-Hao Yu(于成浩), and Fei Cao(曹菲). Chin. Phys. B, 2021, 30(5): 058502.
[10]	Novel Si/SiC heterojunction lateral double-diffused metal-oxide semiconductor field-effect transistor with p-type buried layer breaking silicon limit Baoxing Duan(段宝兴), Xin Huang(黄鑫), Haitao Song (宋海涛), Yandong Wang(王彦东), and Yintang Yang(杨银堂). Chin. Phys. B, 2021, 30(4): 048503.
[11]	Novel fast-switching LIGBT with P-buried layer and partial SOI Haoran Wang(王浩然), Baoxing Duan(段宝兴), Licheng Sun(孙李诚), and Yintang Yang(杨银堂). Chin. Phys. B, 2021, 30(2): 027302.
[12]	Simulation study of high voltage GaN MISFETs with embedded PN junction Xin-Xing Fei(费新星), Ying Wang(王颖), Xin Luo(罗昕), Cheng-Hao Yu(于成浩). Chin. Phys. B, 2020, 29(8): 080701.
[13]	Variable-K double trenches SOI LDMOS with high-concentration P-pillar Lijuan Wu(吴丽娟), Lin Zhu(朱琳), Xing Chen(陈星). Chin. Phys. B, 2020, 29(5): 057701.
[14]	Numerical and analytical investigations for the SOI LDMOS with alternated high-k dielectric and step doped silicon pillars Jia-Fei Yao(姚佳飞), Yu-Feng Guo(郭宇锋), Zhen-Yu Zhang(张振宇), Ke-Meng Yang(杨可萌), Mao-Lin Zhang(张茂林), Tian Xia(夏天). Chin. Phys. B, 2020, 29(3): 038503.
[15]	Breakdown voltage enhancement in GaN channel and AlGaN channel HEMTs using large gate metal height Zhong-Xu Wang(王中旭), Lin Du(杜林), Jun-Wei Liu(刘俊伟), Ying Wang(王颖), Yun Jiang(江芸), Si-Wei Ji(季思蔚), Shi-Wei Dong(董士伟), Wei-Wei Chen(陈伟伟), Xiao-Hong Tan(谭骁洪), Jin-Long Li(李金龙), Xiao-Jun Li(李小军), Sheng-Lei Zhao(赵胜雷), Jin-Cheng Zhang(张进成), Yue Hao(郝跃). Chin. Phys. B, 2020, 29(2): 027301.

No Suggested Reading articles found!

Viewed

Full text

Abstract

Cited

Metrics
Related Articles

Novel high-voltage power lateral MOSFET with adaptive buried electrodes

Cite this article:

Online attention