Please wait a minute...
Chin. Phys. B, 2023, Vol. 32(4): 048501    DOI: 10.1088/1674-1056/ac9607
INTERDISCIPLINARY PHYSICS AND RELATED AREAS OF SCIENCE AND TECHNOLOGY Prev   Next  

Dynamic electrostatic-discharge path investigation relied on different impact energies in metal-oxide-semiconductor circuits

Tian-Tian Xie(谢田田)1,†, Jun Wang(王俊)2,†, Fei-Bo Du(杜飞波)1, Yang Yu(郁扬)2, Yan-Fei Cai(蔡燕飞)2, Er-Yuan Feng(冯二媛)2, Fei Hou(侯飞)1, and Zhi-Wei Liu(刘志伟)1,‡
1 State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu 610054, China;
2 Design Service, Semiconductor Manufacturing International Corporation, Shanghai 200120, China
Abstract  Gate-grounded n-channel metal-oxide-semiconductor (GGNMOS) devices have been widely implemented as power clamps to protect semiconductor devices from electrostatic discharge stress owing to their simple construction, easy triggering, and low power dissipation. We present a novel I-V characterization of the GGNMOS used as the power clamp in complementary metal-oxide-semiconductor circuits as a result of switching the ESD paths under different impact energies. This special effect could cause an unexpected latch-up or pre-failure phenomenon in some applications with relatively large capacitances from power supply to power ground, and thus should be urgently analyzed and resolved. Transmission-line-pulse, human-body-modal, and light-emission tests were performed to explore the root cause.
Keywords:  electrostatic discharge      trigger voltage      latch up      dV/dt effect  
Received:  17 July 2022      Revised:  15 September 2022      Accepted manuscript online:  29 September 2022
PACS:  85.30.De (Semiconductor-device characterization, design, and modeling)  
Fund: Project supported by the National Natural Science Foundation of China (Grant No. 61974017).
Corresponding Authors:  Zhi-Wei Liu     E-mail:  ziv_liu@hotmail.com

Cite this article: 

Tian-Tian Xie(谢田田), Jun Wang(王俊), Fei-Bo Du(杜飞波), Yang Yu(郁扬), Yan-Fei Cai(蔡燕飞), Er-Yuan Feng(冯二媛), Fei Hou(侯飞), and Zhi-Wei Liu(刘志伟) Dynamic electrostatic-discharge path investigation relied on different impact energies in metal-oxide-semiconductor circuits 2023 Chin. Phys. B 32 048501

[1] Scholz M, Chen S H, Hellings G and Linten D 2013 35th Electrical Overstress/Electrostatic Discharge Symposium, September 10-12, 2013, Las Vegas, NV, USA, p. 1
[2] Wong R, Fung R and Wen S J 2013 2013 IEEE 10th International Conference on ASIC, October 28-31, 2013, Shenzhen, China, p. 1
[3] Ershov M, Feinberg Y, Cadjan M, Klein D and Etherton M 2013 35th Electrical Overstress/Electrostatic Discharge Symposium, September 10-12, 2013, Las Vegas, NV, USA, p. 1
[4] Guitard N, Bourgeat J, Dray A, Troussier G, Jimenez J and Galy P 2013 35th Electrical Overstress/Electrostatic Discharge Symposium, September 10-12, 2013, Las Vegas, NV, USA, p. 1
[5] Stockinger M, Secareanu R and Hartin O 2014 Electrical Overstress/Electrostatic Discharge Symposium Proceedings, September 7-12 2014, Tucson, AZ, USA, p. 1
[6] Stockinger M and Secareanu R 2015 IEEE Trans. Dev. Mater. Reliab. 15 272
[7] Duvvury C and Diaz C 1992 30th Annual Proceedings Reliability Physics, March 31-April 2, 1992, San Diego, CA, USA, p. 141
[8] Chen J Z, Amerasekera E A and Duvvury C 1998 IEEE Trans. Electron. Dev. 45 2448
[9] Huo M X, Ding K B, Han Y, Dong S R, Du X Y, Huang D H and Song B 2009 16th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits, July 6-10, 2009, Suzhou, China, p. 832
[10] Hou F, Chen R, Du F, Liu J, Liu Z and Liou J J 2019 Chin. Phys. B 28 088501
[11] Keppens B, Mmrgens M P J, Armer J, Jozwiak P C, Taylor G, Mohn R, Trinh C S, Russ C C, Verhaege K G and Ranter F D 2003 Electrical Overstress/Electrostatic Discharge Symposium, September 21-25, 2003, Las Vegas, NV, USA, p. 1
[12] Huo M, Guo Q, Han Y, Shen L, Liu Q, Song B, Ma Q, Zhu K, Shen Y, Du X and Dong S 2009 IEEE Trans. Dev. Mater. Reliab. 9 361
[13] Suzuki T, Iwahori J, Morita T, Takaoka H, Nomura T, Hashimoto K and Ichino S 2005 Electrical Overstress/Electrostatic Discharge Symposium, September 8-16, 2005, Anaheim, CA, USA, p. 1
[14] Yeh C T, Liang Y C and Ker M D 2011 EOS/ESD Symposium Proceedings, September 11-16, 2011, Anaheim, CA, USA, p. 1
[15] Li J, Gauthier R and Rosenbaum E 2004 Electrical Overstress/Electrostatic Discharge Symposium, September 19-23, 2004, Grapevine, TX, USA, p. 1
[16] Smith J C, Cline R A and Boselli G 2005 Electrical Overstress/Electrostatic Discharge Symposium, September 8-16, 2005, Anaheim, CA, USA, p. 1
[17] Salman A, Gauthier R, Stadler W, Esmark K, Muhammad M, Putnam C and Ioannou D E 2002 IEEE Trans. Dev. Mater. Reliab. 2 2
[18] You H L, Chen Q, Lan J C, Zhang X Z and Jia X Z 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, October 29-November 1, 2012, Xi'an, China, p. 1
[1] Enhancement of holding voltage by a modified low-voltage trigger silicon-controlled rectifier structure for electrostatic discharge protection
Yuankang Chen(陈远康), Yuanliang Zhou(周远良), Jie Jiang(蒋杰), Tingke Rao(饶庭柯), Wugang Liao(廖武刚), and Junjie Liu(刘俊杰). Chin. Phys. B, 2023, 32(2): 028502.
[2] Design and investigation of novel ultra-high-voltage junction field-effect transistor embedded with NPN
Xi-Kun Feng(冯希昆), Xiao-Feng Gu(顾晓峰), Qin-Ling Ma(马琴玲), Yan-Ni Yang(杨燕妮), and Hai-Lian Liang(梁海莲). Chin. Phys. B, 2021, 30(7): 078502.
[3] Trigger mechanism of PDSOI NMOS devices for ESD protection operating under elevated temperatures
Jia-Xin Wang(王加鑫), Xiao-Jing Li(李晓静), Fa-Zhan Zhao(赵发展), Chuan-Bin Zeng(曾传滨), Duo-Li Li(李多力), Lin-Chun Gao(高林春), Jiang-Jiang Li(李江江), Bo Li(李博), Zheng-Sheng Han(韩郑生), and Jia-Jun Luo(罗家俊). Chin. Phys. B, 2021, 30(7): 078501.
[4] Terminal-optimized 700-V LDMOS with improved breakdown voltage and ESD robustness
Jie Xu(许杰), Nai-Long He(何乃龙), Hai-Lian Liang(梁海莲), Sen Zhang(张森), Yu-De Jiang(姜玉德), and Xiao-Feng Gu(顾晓峰). Chin. Phys. B, 2021, 30(6): 067303.
[5] Enhanced gated-diode-triggered silicon-controlled rectifier for robust electrostatic discharge (ESD) protection applications
Wenqiang Song(宋文强), Fei Hou(侯飞), Feibo Du(杜飞波), Zhiwei Liu(刘志伟), Juin J. Liou(刘俊杰). Chin. Phys. B, 2020, 29(9): 098502.
[6] Design of a novel high holding voltage LVTSCR with embedded clamping diode
Ling Zhu(朱玲), Hai-Lian Liang(梁海莲), Xiao-Feng Gu(顾晓峰), Jie Xu(许杰). Chin. Phys. B, 2020, 29(6): 068503.
[7] Improving robustness of GGNMOS with P-base layer for electrostatic discharge protection in 0.5-μm BCD process
Fei Hou(侯飞), Ruibo Chen(陈瑞博), Feibo Du(杜飞波), Jizhi Liu(刘继芝), Zhiwei Liu(刘志伟), Juin J Liou(刘俊杰). Chin. Phys. B, 2019, 28(8): 088501.
[8] High holding voltage SCR for robust electrostatic discharge protection
Zhao Qi(齐钊), Ming Qiao(乔明), Yitao He(何逸涛), Bo Zhang(张波). Chin. Phys. B, 2017, 26(7): 077304.
[9] Structure-dependent behaviors of diode-triggered silicon controlled rectifier under electrostatic discharge stress
Li-Zhong Zhang(张立忠), Yuan Wang(王源), Yan-Dong He(何燕冬). Chin. Phys. B, 2016, 25(12): 128501.
[10] Novel substrate trigger SCR-LDMOS stacking structure for high-voltage ESD protection application
Ma Jin-Rong (马金荣), Qiao Ming (乔明), Zhang Bo (张波). Chin. Phys. B, 2015, 24(4): 047303.
[11] An improved GGNMOS triggered SCR for high holding voltage ESD protection applications
Zhang Shuai (张帅), Dong Shu-Rong (董树荣), Wu Xiao-Jing (吴晓京), Zeng Jie (曾杰), Zhong Lei (钟雷), Wu Jian (吴健). Chin. Phys. B, 2015, 24(10): 108502.
[12] A novel diode string triggered gated-PiN junction device for electrostatic discharge protection in 65-nm CMOS technology
Zhang Li-Zhong (张立忠), Wang Yuan (王源), Lu Guang-Yi (陆光易), Cao Jian (曹健), Zhang Xing (张兴). Chin. Phys. B, 2015, 24(10): 108503.
[13] Low-parasitic ESD protection strategy for RF ICs in 0.35μm CMOS process
Wang Yuan(王源), Jia Song(贾嵩), Chen Zhong-Jian(陈中建), and Ji Li-Jiu(吉利久). Chin. Phys. B, 2006, 15(10): 2297-2305.
No Suggested Reading articles found!