Please wait a minute...
Chin. Phys. B, 2023, Vol. 32(7): 077302    DOI: 10.1088/1674-1056/acad71
CONDENSED MATTER: ELECTRONIC STRUCTURE, ELECTRICAL, MAGNETIC, AND OPTICAL PROPERTIES Prev   Next  

Narrowed Si0.7Ge0.3 channel FinFET with subthreshold swing of 64 mV/Dec using cyclic self-limited oxidation and removal process

Hao-Yan Liu(刘昊炎)1,2, Yong-Liang Li(李永亮)1,2,†, and Wen-Wu Wang(王文武)1,2
1 University of Chinese Academy of Sciences(UCAS), Beijing 100049, China;
2 Integrated Circuit Advanced Process Center, Institute of Microelectronics, Chinese Academy of Sciences, Beijing 100029, China
Abstract  A narrowed Si0.7Ge0.3 channel fin field-effect transistor (FinFET) device is demonstrated in detail by using an accurate cyclic wet treatment process. The Si0.7Ge0.3 fin/per side of 0.63 nm in thickness can be accurately removed in each cycle by utilizing a self-limited oxidation with 40% HNO3 solution in 40 s and oxidation removal can be achieved with 1% HF solution in 10 s. As a result, after the dummy gate removal, the fin width of Si0.7Ge0.3 can be narrowed from 20 nm to 8 nm by utilizing 10 cycles of this wet treatment process. Compared with the conventional Si0.7Ge0.3 FinFET under a similar process, the narrowed Si0.7Ge0.3 channel FinFET can realize a strong gate control capability by using this newly developed wet treatment process, because its subthreshold slope can be reduced by 24%, improving from 87 mV/dec to 64 mV/dec.
Keywords:  Si0.7Ge0.3      FinFET      cyclic wet treatment      self-limited oxidation  
Received:  29 October 2022      Revised:  04 December 2022      Accepted manuscript online:  21 December 2022
PACS:  73.40.Qv (Metal-insulator-semiconductor structures (including semiconductor-to-insulator))  
  73.22.-f (Electronic structure of nanoscale materials and related systems)  
  73.90.+f (Other topics in electronic structure and electrical properties of surfaces, interfaces, thin films, and low-dimensional structures)  
Fund: Project supported by the Beijing Municipal Natural Science Foundation, China (Grant No. 4202078).
Corresponding Authors:  Yong-Liang Li     E-mail:  liyongliang@ime.ac.cn

Cite this article: 

Hao-Yan Liu(刘昊炎), Yong-Liang Li(李永亮), and Wen-Wu Wang(王文武) Narrowed Si0.7Ge0.3 channel FinFET with subthreshold swing of 64 mV/Dec using cyclic self-limited oxidation and removal process 2023 Chin. Phys. B 32 077302

[1] Frank D J, Dennard R H, Nowak E, Solomon P M, Taur Y and Wong H S P 2001 Proc. IEEE 89 259
[2] Sinha K, Chattopadhyay S and Rahaman H 2018 International Symposium on Devices, Circuits and Systems (ISDCS), 29-31 March, 2018, Howrah, India, p. 1
[3] Guo D, Karve G, Tsutsui G, et al. 2016 IEEE Symposium on VLSI Technology, June 9-12, 2016, Honolulu, HI, USA, p. 1
[4] Chu M, Sun Y, Aghoram U and Thompson S E 2009 Ann. Rev. Mater. Res. 39 203
[5] Loubet N, Hook T, Montanini P, et al. 2017 IEEE Symposium on VLSI Technology, June 5-8, 2017, Kyoto, Japan, p. 230
[6] Bae G, Bae D I, Kang M, et al. 2018 IEEE International Electron Devices Meeting (IEDM), 1-5 December, 2018, San Francisco, CA, USA, p. 656
[7] Witters L, Arimura H, Sebaai F, Hikavyy A, Milenin A P, Loo R, Keersgieter A D, Eneman G, Schram T, Wostyn K, Devriendt K, Schulze A, Lieten R, Bilodeau S, Cooper E, Storck P, Chiu E, Vrancken C, Favia P, Vancoille E, Mitard J, Langer R, Opdebeeck A, Holsteyns F, Waldron N, Barla K, Heyn V De, Mocuta D and Collaert N 2017 IEEE Trans. Electron Dev. 64 4587
[8] Rengo G, Porret C, Hikavyy A Y, Rosseel E, Nakazaki N, Pourtois G, Vantomme A and Loo R 2020 ECS Transactions 24 1731
[9] Chu C L, Chang J Y, Chen P Y, Wang P U, Hsu S H and Chou D 2022 Sci. Rep. 12 959
[10] Mitard J, Witters L, Arimura H, Sasaki Y, Milenin A P, Loo R, Hikavyy A, Eneman G, Lagrain P, Mertens H, Sioncke S, Vrancken C, Bender H, Barla K, Horiguchi N, Mocuta A, Collaert N and Thean V Y 2014 IEEE International Electron Devices Meeting (IEDM), 15-17 December, 2014, San Francisco, CA, USA, p. 418
[11] Franco J, Kaczer B, Roussel P J, Mitard J, Cho M, Witters L, Grasser T and Groeseneken G 2013 IEEE Trans. Electron Dev. 60 396
[12] Choi Y, Jang H, Byun D S and DH Ko 2020 Thin Solid Film 709 138230
[13] Hollaender B, Buca D, Mantl S and Hartmann J M 2010 J. Electrochem. Soc. 157 H643
[14] Kato J, Oka H, Kanemoto K, Hisamatsu H, Matsuzawa Y, Kitano Y, Hara T, Hoshina M and Ohmi S I 2007 ECS Transactions 6 245
[15] Lee C H, Southwick R G, Bao R, Mochizuki S, Paruchuri V and Jagannathan H 2017 IEEE Symposium on VLSI Technology, June 5-8, 2017, Kyoto, Japan, p. 126
[16] Li Y, Cheng X, Zhao F, Zhong Z, Liu H Y, Zan Y, Li T and Li Y 2021 ECS Journal of Solid State Science and Technology 10 075071
[17] van Dal M J H, Duriez B, Vellianitis G, Doornbos G, Passlack M, Yeo Y C and Diaz C H 2015 IEEE Trans. Electron Dev. 62 3567
[18] Li Y, Zan Y, Cheng X, Zhao F, Liu H and Wang W 2022 Materials Science in Semiconductor Processing 139 106373
[19] Liu Y C, Tu C T, Tsai C E, Chen Y R, Chen J Y, Jan S R, Huang B W, Chueh S J, Tsen C J and Liu C W 2021 IEEE Symposium on VLSI Technology, 13-19 June, 2021, Kyoto, Japan, p. 1
[20] Lee Y J, Hong T C, Hsueh F K, et al. 2016 IEEE International Electron Devices Meeting (IEDM), 3-7 December, 2016, San Francisco, CA, USA, p. 838
[21] Arimura H, Capogreco E, Vohra A, Porret C, Loo R, Rosseel E, Hikavyy A, Cott D, Boccardi G, Witters L, Eneman G, Mitard J, Collaert N and Horiguchi N 2020 IEEE International Electron Devices Meeting (IEDM), 12-18 December, 2020, San Francisco, CA, USA, p. 11
[22] Yeap G, Lin S S, Chen Y M, et al. 2019 IEEE International Electron Devices Meeting (IEDM), 7-11 December, 2019, San Francisco, CA, USA, p. 879
[23] Mochizuki S, Bhuiyan M, Zhou H, Zhang J, Stuckert E, Li J, Zhao K, Wang M, Basker V, Loubet N, Guo D, Haran B and Bu H 2020 IEEE International Electron Devices Meeting (IEDM), 12-18 December, 2020, San Francisco, CA, USA, p. 19
[1] Effect of temperature on heavy ion-induced single event transient on 16-nm FinFET inverter chains
Li Cai(蔡莉), Ya-Qing Chi(池雅庆), Bing Ye(叶兵), Yu-Zhu Liu(刘郁竹), Ze He(贺泽), Hai-Bin Wang(王海滨), Qian Sun(孙乾), Rui-Qi Sun(孙瑞琪), Shuai Gao(高帅), Pei-Pei Hu(胡培培), Xiao-Yu Yan(闫晓宇), Zong-Zhen Li(李宗臻), and Jie Liu(刘杰). Chin. Phys. B, 2023, 32(4): 046101.
[2] Strategy to mitigate single event upset in 14-nm CMOS bulk FinFET technology
Dong-Qing Li(李东青), Tian-Qi Liu(刘天奇), Pei-Xiong Zhao(赵培雄), Zhen-Yu Wu(吴振宇), Tie-Shan Wang(王铁山), and Jie Liu(刘杰). Chin. Phys. B, 2022, 31(5): 056106.
[3] Impact of incident direction on neutron-induced single-bit and multiple-cell upsets in 14 nm FinFET and 65 nm planar SRAMs
Shao-Hua Yang(杨少华), Zhan-Gang Zhang(张战刚), Zhi-Feng Lei(雷志锋), Yun Huang(黄云), Kai Xi(习凯), Song-Lin Wang(王松林), Tian-Jiao Liang(梁天骄), Teng Tong(童腾), Xiao-Hui Li(李晓辉), Chao Peng(彭超), Fu-Gen Wu(吴福根), and Bin Li(李斌). Chin. Phys. B, 2022, 31(12): 126103.
[4] Dependence of short channel length on negative/positive bias temperature instability (NBTI/PBTI) for 3D FinFET devices
Ren-Ren Xu(徐忍忍), Qing-Zhu Zhang(张青竹), Long-Da Zhou(周龙达), Hong Yang(杨红), Tian-Yang Gai(盖天洋), Hua-Xiang Yin(殷华湘), and Wen-Wu Wang(王文武). Chin. Phys. B, 2022, 31(1): 017301.
[5] High crystalline quality of SiGe fin fabrication with Si-rich composition area using replacement fin processing
Ying Zan(昝颖), Yong-Liang Li(李永亮), Xiao-Hong Cheng(程晓红), Zhi-Qian Zhao(赵治乾), Hao-Yan Liu(刘昊炎), Zhen-Hua Hu(吴振华), An-Yan Du(都安彦), Wen-Wu Wang(王文武). Chin. Phys. B, 2020, 29(8): 087303.
[6] PBTI stress-induced 1/ f noise in n-channel FinFET
Dan-Yang Chen(陈丹旸), Jin-Shun Bi(毕津顺), Kai Xi(习凯), and Gang Wang(王刚). Chin. Phys. B, 2020, 29(12): 128501.
[7] Characteristics and threshold voltage model of GaN-based FinFET with recessed gate
Chong Wang(王冲), Xin Wang(王鑫), Xue-Feng Zheng(郑雪峰), Yun Wang(王允), Yun-Long He(何云龙), Ye Tian(田野), Qing He(何晴), Ji Wu(吴忌), Wei Mao(毛维), Xiao-Hua Ma(马晓华), Jin-Cheng Zhang(张进成), Yue Hao(郝跃). Chin. Phys. B, 2018, 27(9): 097308.
[8] Influence of fin architectures on linearity characteristics of AlGaN/GaNFinFETs
Ting-Ting Liu(刘婷婷), Kai Zhang(张凯), Guang-Run Zhu(朱广润), Jian-Jun Zhou(周建军), Yue-Chan Kong(孔月婵), Xin-Xin Yu(郁鑫鑫), Tang-Sheng Chen(陈堂胜). Chin. Phys. B, 2018, 27(4): 047307.
[9] An analytical model for nanowire junctionless SOI FinFETs with considering three-dimensional coupling effect
Fan-Yu Liu(刘凡宇), Heng-Zhu Liu(刘衡竹), Bi-Wei Liu(刘必慰), Yu-Feng Guo(郭宇峰). Chin. Phys. B, 2016, 25(4): 047305.
[10] Effect of supply voltage and body-biasing on single-event transient pulse quenching in bulk fin field-effect-transistor process
Jun-Ting Yu(于俊庭), Shu-Ming Chen(陈书明), Jian-Jun Chen(陈建军), Peng-Cheng Huang(黄鹏程), Rui-Qiang Song(宋睿强). Chin. Phys. B, 2016, 25(4): 049401.
[11] Fin width and height dependence of bipolar amplification in bulk FinFETs submitted to heavy ion irradiation
Yu Jun-Ting (于俊庭), Chen Shu-Ming (陈书明), Chen Jian-Jun (陈建军), Huang Peng-Cheng (黄鹏程). Chin. Phys. B, 2015, 24(11): 119401.
[12] Three-dimensional Monte Carlo simulation of bulk fin field effect transistor
Wang Jun-Cheng (王骏成), Du Gang (杜刚), Wei Kang-Liang (魏康亮), Zhang Xing (张兴), Liu Xiao-Yan (刘晓彦 ). Chin. Phys. B, 2012, 21(11): 117308.
No Suggested Reading articles found!