Please wait a minute...
Chin. Phys. B, 2014, Vol. 23(11): 118505    DOI: 10.1088/1674-1056/23/11/118505
INTERDISCIPLINARY PHYSICS AND RELATED AREAS OF SCIENCE AND TECHNOLOGY Prev   Next  

A two-dimensional analytical model for channel potential and threshold voltage of short channel dual material gate lightly doped drain MOSFET

Shweta Tripathi
Department of Electronics & Communication Engineering, Motilal Nehru National Institute of Technology, Allahabad-211004, India
Abstract  

An analytical model for the channel potential and the threshold voltage of the short channel dual-material-gate lightly doped drain (DMG-LDD) metal-oxide-semiconductor field-effect transistor (MOSFET) is presented using the parabolic approximation method. The proposed model takes into account the effects of the LDD region length, the LDD region doping, the lengths of the gate materials and their respective work functions, along with all the major geometrical parameters of the MOSFET. The impact of the LDD region length, the LDD region doping, and the channel length on the channel potential is studied in detail. Furthermore, the threshold voltage of the device is calculated using the minimum middle channel potential, and the result obtained is compared with the DMG MOSFET threshold voltage to show the improvement in the threshold voltage roll-off. It is shown that the DMG-LDD MOSFET structure alleviates the problem of short channel effects (SCEs) and the drain induced barrier lowering (DIBL) more efficiently. The proposed model is verified by comparing the theoretical results with the simulated data obtained by using the commercially available ATLASTM 2D device simulator.

Keywords:  dual-material-gate MOSFET      lightly doped drain      short channel effect      threshold voltage  
Received:  19 February 2014      Revised:  24 April 2014      Published:  15 November 2014
PACS:  85.30.Tv (Field effect devices)  
  85.30.-z (Semiconductor devices)  
  73.40.Qv (Metal-insulator-semiconductor structures (including semiconductor-to-insulator))  
  12.39.Pn (Potential models)  
Corresponding Authors:  Shweta Tripathi     E-mail:  shtri@mnnit.ac.in

Cite this article: 

Shweta Tripathi A two-dimensional analytical model for channel potential and threshold voltage of short channel dual material gate lightly doped drain MOSFET 2014 Chin. Phys. B 23 118505

[1] Wong H and Iwai H 2005 Phys. World 18 40
[2] Wong H and Iwai H 2006 Microelectronics Engineering 83 1867
[3] Wong H 2012 Nano-CMOS Gate Dielectric Engineering (New York: CRC Press) pp. 1-6
[4] Iwai H 2008 Proceedings of the 8th International Workshop Junction Technology, May 15-16, 2008 Shanghai, China, p. 1
[5] Maiti C K and Maiti T K 2013 Strain-Engineered MOSFETs (New York: CRC Press) pp. 1-7
[6] Maiti T K 2009 Process-Induced Stress Engineering in Silicon CMOS Technology (Ph. D. Dissertation) (West Bengal: Jadavpur University)
[7] Pradhan K P, Mohapatra S K, Agarwal P K, Sahu P K, Behera D K and Mishra Jyotismita 2013 Microelectronics and Solid State Electronics 2 1
[8] Long W and Chin K K 1997 Technical Digest International Electron Devices Meeting 549
[9] Kumar M J, Orouji A A and Dhakad H 2006 IEEE Trans. Electron Devices 53 920
[10] Dao-Ming K, Qi L, Jun-Ning C, Shan G and Lei L 2006 8m th International Conference on Solid State and Integrated Circuit Technology, October 23-26, 2006, Shanghai, China
[11] Reddy G V and Kumar M J 2005 IEEE Transactions on NanoTechnology 4 260
[12] Tiwari P K, Dubey S, Singh M and Jit S 2010 J. Appl. Phys. 108 074508
[13] Bin Yu, Clement H J W, Edward D N, Kenji N and Chenming H 1997 IEEE Trans. Electron Devices 44 627
[14] Kranti A, Chung T M, Flandre D and Raskin J P 2004 Solid State Electronics 48 947
[15] Borse D G, Manjula R K N, Jha N K, Chandorkar A N, Vasi J and Ramgopal R V 2002 IEEE Trans. Electron Devices 49 1077
[16] Venkateshwar R G and Kumar M J 2004 Microelectronics Journal 35 761
[17] Li Z C, Jiang Y L and Zhang L L 2007 Proceeding of 2007 International Workshop on Electron Devices and Semiconductor Technology, June 3-4, 2007, Beijing, China, p. 66
[18] Chakraborty S, Mallik A, Sarkar C K and Ramgopal R V 2007 IEEE Trans. Electron Devices 54 241
[19] Ma F, Liu H X, Kuang Q W and Fan J B 2012 Chin. Phys. B 21 057304
[20] ATLASTM: Silvaco International
[21] Liu Z H, Hu C M, Huang J H, Chan T Y, Jeng M C, Ko P K and Cheng Y C 1993 IEEE Trans. Electron Devices 40 86
[22] Young K K 1989 IEEE Trans. Electron Devices 36 399
[23] Lundstrom M 1997 IEEE Electron Device Lett. 18 361
[24] Jankovic N D and Armstrong G A 2004 Microelectron. J. 35 647
[1] Negative bias-induced threshold voltage instability and zener/interface trapping mechanism in GaN-based MIS-HEMTs
Qing Zhu(朱青), Xiao-Hua Ma(马晓华), Yi-Lin Chen(陈怡霖), Bin Hou(侯斌), Jie-Jie Zhu(祝杰杰), Meng Zhang(张濛), Mei Wu(武玫), Ling Yang(杨凌), Yue Hao(郝跃). Chin. Phys. B, 2020, 29(4): 047304.
[2] High-performance InAlGaN/GaN enhancement-mode MOS-HEMTs grown by pulsed metal organic chemical vapor deposition
Ya-Chao Zhang(张雅超), Zhi-Zhe Wang(王之哲), Rui Guo(郭蕊), Ge Liu(刘鸽), Wei-Min Bao(包为民), Jin-Cheng Zhang(张进成), Yue Hao(郝跃). Chin. Phys. B, 2019, 28(1): 018102.
[3] Investigation and active suppression of self-heating induced degradation in amorphous InGaZnO thin film transistors
Dong Zhang(张东), Chenfei Wu(武辰飞), Weizong Xu(徐尉宗), Fangfang Ren(任芳芳), Dong Zhou(周东), Peng Yu(于芃), Rong Zhang(张荣), Youdou Zheng(郑有炓), Hai Lu(陆海). Chin. Phys. B, 2019, 28(1): 017303.
[4] Characteristics and threshold voltage model of GaN-based FinFET with recessed gate
Chong Wang(王冲), Xin Wang(王鑫), Xue-Feng Zheng(郑雪峰), Yun Wang(王允), Yun-Long He(何云龙), Ye Tian(田野), Qing He(何晴), Ji Wu(吴忌), Wei Mao(毛维), Xiao-Hua Ma(马晓华), Jin-Cheng Zhang(张进成), Yue Hao(郝跃). Chin. Phys. B, 2018, 27(9): 097308.
[5] An analytical model for nanowire junctionless SOI FinFETs with considering three-dimensional coupling effect
Fan-Yu Liu(刘凡宇), Heng-Zhu Liu(刘衡竹), Bi-Wei Liu(刘必慰), Yu-Feng Guo(郭宇峰). Chin. Phys. B, 2016, 25(4): 047305.
[6] Two-dimensional models of threshold voltage andsubthreshold current for symmetrical double-material double-gate strained Si MOSFETs
Yan-hui Xin(辛艳辉), Sheng Yuan(袁胜), Ming-tang Liu(刘明堂),Hong-xia Liu(刘红侠), He-cai Yuan(袁合才). Chin. Phys. B, 2016, 25(3): 038502.
[7] Analytical threshold voltage model for strained silicon GAA-TFET
Hai-Yan Kang(康海燕), Hui-Yong Hu(胡辉勇), Bin Wang(王斌). Chin. Phys. B, 2016, 25(11): 118501.
[8] A two-dimensional analytical modeling for channel potential and threshold voltage of short channel triple material symmetrical gate Stack (TMGS) DG-MOSFET
Shweta Tripathi. Chin. Phys. B, 2016, 25(10): 108503.
[9] Subthreshold behavior of AlInSb/InSb high electron mobility transistors
S. Theodore Chandra, N. B. Balamurugan, G. Lakshmi Priya, S. Manikandan. Chin. Phys. B, 2015, 24(7): 076105.
[10] Threshold switching uniformity in In2Se3 nanowire-based phase change memory
Chen Jian, Du Gang, Liu Xiao-Yan. Chin. Phys. B, 2015, 24(5): 057702.
[11] Influences of fringing capacitance on threshold voltage and subthreshold swing of a GeOI metal-oxide-semiconductor field-effect transistor
Fan Min-Min, Xu Jing-Ping, Liu Lu, Bai Yu-Rong, Huang Yong. Chin. Phys. B, 2015, 24(3): 037303.
[12] Influences of surface and flexoelectric polarization on the effective anchoring energy in nematic liquid crystal
Guan Rong-Hua, Ye Wen-Jiang, Xing Hong-Yu. Chin. Phys. B, 2015, 24(10): 106102.
[13] Directly extracting both threshold voltage and series resistance from conductance-voltage curve for AlGaN/GaN Schottky diode
Lü Yuan-Jie, Feng Zhi-Hong, Gu Guo-Dong, Dun Shao-Bo, Yin Jia-Yun, Han Ting-Ting, Sheng Bai-Cheng, Cai Shu-Jun, Liu Bo, Lin Zhao-Jun. Chin. Phys. B, 2013, 22(7): 077102.
[14] Effect of substrate doping on the flatband and threshold voltages of strained-Si pMOSFET
Wang Bin, Zhang He-Ming, Hu Hui-Yong, Zhang Yu-Ming, Zhou Chun-Yu, Wang Guan-Yu, Li Yu-Chen. Chin. Phys. B, 2013, 22(2): 028503.
[15] A threshold voltage analytical model for high-k gate dielectric MOSFETs with fully overlapped lightly doped drain structures
Ma Fei,Liu Hong-Xia,Kuang Qian-Wei,Fan Ji-Bin. Chin. Phys. B, 2012, 21(5): 057304.
No Suggested Reading articles found!