A low specific on-resistance SOI MOSFET with dual gates and recessed drain

doi:10.1088/1674-1056/22/2/027304

Abstract A low specific on-resistance (R_on,sp) integrable silicon-on-insulator (SOI) metal-oxide semiconductor field-effect transistor (MOSFET) is proposed and investigated by simulation. The MOSFET features a recessed drain as well as dual gates which consist of a planar gate and a trench gate extended to the buried oxide layer (BOX) (DGRD MOSFET). First, the dual gates form dual conduction channels, and the extended trench gate also acts as a field plate to improve the electric field distribution. Second, the combination of the trench gate and the recessed drain widens the vertical conduction area and shortens the current path. Third, the P-type top layer not only enhances the drift doping concentration but also modulates the surface electric field distributions. All of these sharply reduce R_on,sp and maintain a high breakdown voltage (BV). The BV of 233 V and R_on,sp of 4.151 mΩ·cm² (V_GS=15 V) are obtained for the DGRD MOSFET with 15-μm half-cell pitch. Compared with the trench gate SOI MOSFET and the conventional MOSFET, R_on,sp of the DGRD MOSFET decreases by 36% and 33% with the same BV, respectively. The trench gate extended to the BOX synchronously acts as a dielectric isolation trench, simplifying the fabrication processes.

Keywords: MOSFET silicon-on-insulator breakdown voltage specific on-resistance

Received: 04 July 2012
Revised: 07 August 2012
Accepted manuscript online:

PACS:	73.40.Ty	(Semiconductor-insulator-semiconductor structures)
	73.90.+f	(Other topics in electronic structure and electrical properties of surfaces, interfaces, thin films, and low-dimensional structures)
	73.61.Ng	(Insulators)

Fund: Projects supported by the National Natural Science Foundation of China (Grant No. 61176069); the Science Foundation from the State Key Laboratory of Electronic Thin Films and Integrated Devices (Grant No. CXJJ201004); and the Fund from the National Key Laboratory of Analog Integrated Circuit (Grant No. 9140C090304110C0905).

Corresponding Authors: Luo Xiao-Rong
E-mail: xrluo@uestc.edu.cn

Cite this article:

Luo Xiao-Rong (罗小蓉), Luo Yin-Chun (罗尹春), Fan Ye (范叶), Hu Gang-Yi (胡刚毅), Wang Xiao-Wei (王骁玮), Zhang Zheng-Yuan (张正元), Fan Yuan-Hang (范远航), Cai Jin-Yong (蔡金勇), Wang Pei (王沛), Zhou Kun (周坤) A low specific on-resistance SOI MOSFET with dual gates and recessed drain 2013 Chin. Phys. B 22 027304

[1]	Hossain Z, Imam M, Fulton J and Tanaka M 2002 IEEE ISPSD 137
[2]	Kong S T, Stribley P and Lee C 2011 IEEE ISPSD 176
[3]	Li J H, Li P, Huo W R, Zhang G J, Zhai Y H and Chen X B 2011 IEEE Electron. Dev. Lett. 32 1266
[4]	Imam M, Hossain Z and Quddus M 2003 IEEE Trans. Electron. Dev. 20 1697
[5]	Popescu A, Udrea F, Ng R and Milne W I 2002 IEEE Proc. Circ. Dev. Syst. 149 273
[6]	Luo X R, Zhang W and Gu J J 2009 J. Semicond. 30 1231
[7]	Luo X R, Fan J, Wang Y G, Lei T F and Qiao M 2010 IEEE Electron. Dev. Lett. 32 185
[8]	Wang C L and Sun J 2009 Chin. Phys. B 18 1231
[9]	Ge R, Luo X R, Jiang Y H, Zhou K, Wang P, Wang Q, Wang Y G, Zhang B and Li Z J 2012 J. Semicond. 33 074005
[10]	Park I Y, Choi Y I and Chung S K 2001 Microelectron. J. 32 497

[1]	Design and research of normally-off β-Ga₂O₃/4H-SiC heterojunction field effect transistor Meixia Cheng(程梅霞), Suzhen Luan(栾苏珍), Hailin Wang(王海林), and Renxu Jia(贾仁需). Chin. Phys. B, 2023, 32(3): 037302.
[2]	Experiment and simulation on degradation and burnout mechanisms of SiC MOSFET under heavy ion irradiation Hong Zhang(张鸿), Hongxia Guo(郭红霞), Zhifeng Lei(雷志锋), Chao Peng(彭超), Zhangang Zhang(张战刚), Ziwen Chen(陈资文), Changhao Sun(孙常皓), Yujuan He(何玉娟), Fengqi Zhang(张凤祁), Xiaoyu Pan(潘霄宇), Xiangli Zhong(钟向丽), and Xiaoping Ouyang(欧阳晓平). Chin. Phys. B, 2023, 32(2): 028504.
[3]	High performance SiC trench-type MOSFET with an integrated MOS-channel diode Jie Wei(魏杰), Qinfeng Jiang(姜钦峰), Xiaorong Luo(罗小蓉), Junyue Huang(黄俊岳), Kemeng Yang(杨可萌), Zhen Ma(马臻), Jian Fang(方健), and Fei Yang(杨霏). Chin. Phys. B, 2023, 32(2): 028503.
[4]	Design optimization of high breakdown voltage vertical GaN junction barrier Schottky diode with high-K/low-K compound dielectric structure Kuiyuan Tian(田魁元), Yong Liu(刘勇), Jiangfeng Du(杜江锋), and Qi Yu(于奇). Chin. Phys. B, 2023, 32(1): 017306.
[5]	Physical analysis of normally-off ALD Al₂O₃/GaN MOSFET with different substrates using self-terminating thermal oxidation-assisted wet etching technique Cheng-Yu Huang(黄成玉), Jin-Yan Wang(王金延), Bin Zhang(张斌), Zhen Fu(付振), Fang Liu(刘芳), Mao-Jun Wang(王茂俊), Meng-Jun Li(李梦军), Xin Wang(王鑫), Chen Wang(汪晨), Jia-Yin He(何佳音), and Yan-Dong He(何燕冬). Chin. Phys. B, 2022, 31(9): 097401.
[6]	Degradation and breakdown behaviors of SGTs under repetitive unclamped inductive switching avalanche stress Chenkai Zhu(朱晨凯), Linna Zhao(赵琳娜), Zhuo Yang(杨卓), and Xiaofeng Gu(顾晓峰). Chin. Phys. B, 2022, 31(9): 097303.
[7]	Improvement on short-circuit ability of SiC super-junction MOSFET with partially widened pillar structure Xinxin Zuo(左欣欣), Jiang Lu(陆江), Xiaoli Tian(田晓丽), Yun Bai(白云), Guodong Cheng(成国栋), Hong Chen(陈宏), Yidan Tang(汤益丹), Chengyue Yang(杨成樾), and Xinyu Liu(刘新宇). Chin. Phys. B, 2022, 31(9): 098502.
[8]	A 4H-SiC trench MOSFET structure with wrap N-type pillar for low oxide field and enhanced switching performance Pei Shen(沈培), Ying Wang(王颖), and Fei Cao(曹菲). Chin. Phys. B, 2022, 31(7): 078501.
[9]	Fast-switching SOI-LIGBT with compound dielectric buried layer and assistant-depletion trench Chunzao Wang(王春早), Baoxing Duan(段宝兴), Licheng Sun(孙李诚), and Yintang Yang(杨银堂). Chin. Phys. B, 2022, 31(4): 047304.
[10]	Lateral β-Ga₂O₃ Schottky barrier diode fabricated on (-201) single crystal substrate and its temperature-dependent current-voltage characteristics Pei-Pei Ma(马培培), Jun Zheng(郑军), Ya-Bao Zhang(张亚宝), Xiang-Quan Liu(刘香全), Zhi Liu(刘智), Yu-Hua Zuo(左玉华), Chun-Lai Xue(薛春来), and Bu-Wen Cheng(成步文). Chin. Phys. B, 2022, 31(4): 047302.
[11]	Modeling of high permittivity insulator structure with interface charge by charge compensation Zhi-Gang Wang(汪志刚), Yun-Feng Gong(龚云峰), and Zhuang Liu(刘壮). Chin. Phys. B, 2022, 31(2): 028501.
[12]	Impact of STI indium implantation on reliability of gate oxide Xiao-Liang Chen(陈晓亮), Tian Chen(陈天), Wei-Feng Sun(孙伟锋), Zhong-Jian Qian(钱忠健), Yu-Dai Li(李玉岱), and Xing-Cheng Jin(金兴成). Chin. Phys. B, 2022, 31(2): 028505.
[13]	Sensitivity of heavy-ion-induced single event burnout in SiC MOSFET Hong Zhang(张鸿), Hong-Xia Guo(郭红霞), Feng-Qi Zhang(张凤祁), Xiao-Yu Pan(潘霄宇), Yi-Tian Liu(柳奕天), Zhao-Qiao Gu(顾朝桥), An-An Ju(琚安安), and Xiao-Ping Ouyang(欧阳晓平). Chin. Phys. B, 2022, 31(1): 018501.
[14]	A 3D SiC MOSFET with poly-silicon/SiC heterojunction diode Sheng-Long Ran(冉胜龙), Zhi-Yong Huang(黄智勇), Sheng-Dong Hu(胡盛东), Han Yang(杨晗), Jie Jiang(江洁), and Du Zhou(周读). Chin. Phys. B, 2022, 31(1): 018504.
[15]	Investigation on threshold voltage of p-channel GaN MOSFETs based on p-GaN/AlGaN/GaN heterostructure Ruo-Han Li(李若晗), Wu-Xiong Fei(费武雄), Rui Tang(唐锐), Zhao-Xi Wu(吴照玺), Chao Duan(段超), Tao Zhang(张涛), Dan Zhu(朱丹), Wei-Hang Zhang(张苇杭), Sheng-Lei Zhao(赵胜雷), Jin-Cheng Zhang(张进成), and Yue Hao(郝跃). Chin. Phys. B, 2021, 30(8): 087305.

No Suggested Reading articles found!

Viewed

Full text

Abstract

Cited

Metrics
Related Articles

A low specific on-resistance SOI MOSFET with dual gates and recessed drain

Cite this article:

Online attention