Abstract Memristive stateful logic is one of the most promising candidates to implement an in-memory computing system that computes within the storage unit. It can eliminate the costs for the data movement in the traditional von Neumann system. However, the instability in the memristors is inevitable due to the limitation of the current fabrication technology, which incurs a great challenge for the reliability of the memristive stateful logic. In this paper, the implication of device instability on the reliability of the logic event is simulated. The mathematical relationship between logic reliability and redundancy has been deduced. By combining the mathematical relationship with the vector-matrix multiplication in a memristive crossbar array, the logic error correction scheme with high throughput has been proposed. Moreover, a universal design paradigm has been put forward for complex logic. And the circuit schematic and the flow of the scheme have been raised. Finally, a 1-bit full adder (FA) based on the NOR logic and NOT logic is simulated and the mathematical evaluation is performed. It demonstrates the scheme can improve the reliability of the logic significantly. And compared with other four error corrections, the scheme which can be suitable for all kinds of R-R logics and V-R logics has the best universality and throughput. Compared with the other two approaches which also need additional complementary metal-oxide semiconductor (CMOS) circuits, it needs fewer transistors and cycles for the error correction.
Fund: Project supported by the National Key Research and Development Plan of the Ministry of Science of Technology of China (Grand Nos. 2019YFB 2205100 and 2019YFB 2205102), the National Natural Science Foundation of China (Grant Nos. 61974164, 62074166, 61804181, 62004219, and 62004220), and the Science Support Program of the National University of Defense and Technology (Grand No. ZK20-06).
Corresponding Authors:
Zhiwei Li, Haijun Liu
E-mail: lizhiwei@nudt.edu.cn;liuhaijun@nudt.edu.cn
Cite this article:
Xi Zhu(朱熙), Hui Xu(徐晖), Weiping Yang(杨为平), Zhiwei Li(李智炜), Haijun Liu(刘海军), Sen Liu(刘森), Yinan Wang(王义楠), and Hongchang Long(龙泓昌) High throughput N-modular redundancy for error correction design of memristive stateful logic 2023 Chin. Phys. B 32 018502
[1] Wang Z, Wu H, Burr G W, Hwang C S, Wang K L, Xia Q and Yang J J 2020 Nat. Rev. Mater.5 173 [2] Mutlu O, Ghose S, Gómez-Luna J and Ausavarungnirun R 2019 Microprocess. Microsyst.67 28 [3] Borghetti J, Snider G S, Kuekes P J, Yang J J, Stewart D R and Williams R S 2010 Nature464 873 [4] Kvatinsky S, Member S, Belousov D, Liman S, Satat G, Member S, Wald N, Friedman E G, Kolodny A, Member S and Weiser U C 2014 IEEE Trans. Circuits Syst. II Express Briefs61 895 [5] Sun Z, Ambrosi E, Bricalli A and Ielmini D 2018 Adv. Mater.30 2 [6] Hu X, Schultis M J, Kramer M, Bagla A, Shetty A and Friedman J S 2019 IEEE Trans. Circuits Syst. I Regul. Pap.66 263 [7] Li Y, Zhou Y X, Xu L, Lu K, Wang Z R, Duan N, Jiang L, Cheng L, Chang T C, Chang K C, Sun H J, Xue K H and Miao X S 2016 ACS Appl. Mater. Interfaces8 34559 [8] Huang P, Kang J, Zhao Y, Chen S, Han R, Zhou Z, Chen Z, Ma W, Li M, Liu L and Liu X 2016 Adv. Mater.28 9758 [9] Yang B, Xu N, Zhou E, Li Z, Li C, Yi P and Fang L 2020 Chin. Phys. B29 48505 [10] Li Z, Chen P Y, Xu H and Yu S 2017 IEEE Trans. Electron Dev.64 2721 [11] Xu N, Yoon K J, Kim K M, Fang L and Hwang C S 2018 Adv. Electron. Mater.4 1 [12] Jiang W, Li J, Liu H, Qian X, Ge Y, Wang L and Duan S 2022 Chin. Phys. B31 040702 [13] Chen B, Cai F, Zhou J, Ma W, Sheridan P and Lu W D 2015 Tech. Dig. - Int. Electron Devices Meet. IEDM 2016-February 17.5.1-17.5.4 [14] Ielmini D and Wong H S P 2018 Nat. Electron.1 333 [15] Liu S, Lu N, Zhao X, Xu H, Banerjee W, Lv H, Long S, Li Q, Liu Q and Liu M 2016 Adv. Mater.28 10623 [16] Koroleva A A, Chernikova A G, Chouprik A A, Gornev E S, Slavich A S, Khakimov R R, Korostylev E V., Hwang C S and Markeev A M 2020 ACS Appl. Mater. Interfaces12 55331 [17] Jang J, Gi S, Yeo I, Choi S, Jang S, Ham S, Lee B and Wang G 2022 Adv. Sci.9 2201117 [18] Xu J, Zhan Y, Li Y, Wu J, Ji X, Yu G, Jiang W, Zhao R and Wang C 2021 IEEE Trans. Circuits Syst. I Regul. Pap.69 309 [19] Li Z, Long H, Zhu X, Wang Y, Liu H, Li Q, Xu N and Xu H 2022 Adv. Intell. Syst.4 2100234 [20] Zhu X, Li Z, Long H, Liu H, Wang Y and Xu H 2020 IEEE International Symposium on Circuits and Systems (ISCAS) (Sevilla) pp. 1-5 [21] Zhu X, Long H, Li Z, Diao J, Liu H, Li N and Xu H 2020 Microelectronics J.103 104866 [22] In J H, Kim Y S, Song H, Kim G M, An J, Jeon J B and Kim K M 2020 Adv. Intell. Syst.2 2000081 [23] Ben-Hur R, Ronen R, Haj-Ali A, Bhattacharjee D, Eliahu A, Peled N and Kvatinsky S 2019 IEEE Trans. Comput. Des. Integr. Circuits Syst.39 2434 [24] Zhu X, Xu H, Long H, Li Q, Li Z, Liu H and Wang Y 2021 IEEE Electron Devices Technology and Manufacturing Conference (EDTM) (China) pp. 1-3 [25] Kim S, Zhou J and Lu W D 2014 IEEE Trans. Electron Dev.61 2820 [26] Zhu X, Li Z, Liu H, Li Q, Liu S, Li N and Xu H 2020 IET Circuits, Dev. Syst.14 498 [27] Kvatinsky S, Friedman E G, Kolodny A and Weiser U C 2013 IEEE Trans. Circuits Syst. I Regul. Paper60 211
Altmetric calculates a score based on the online attention an article receives. Each coloured thread in the circle represents a different type of online attention. The number in the centre is the Altmetric score. Social media and mainstream news media are the main sources that calculate the score. Reference managers such as Mendeley are also tracked but do not contribute to the score. Older articles often score higher because they have had more time to get noticed. To account for this, Altmetric has included the context data for other articles of a similar age.
