Please wait a minute...
Chinese Physics, 2006, Vol. 15(11): 2742-2745    DOI: 10.1088/1009-1963/15/11/047
CONDENSED MATTER: ELECTRONIC STRUCTURE, ELECTRICAL, MAGNETIC, AND OPTICAL PROPERTIES Prev   Next  

New aspects of HCI test for ultra-short channel n-MOSFET devices

Ma Xiao-Hua(马晓华)a)b), Hao Yue(郝跃)a)b), Wang Jian-Ping(王剑屏)c), Cao Yan-Rong(曹艳荣)a)b), and Chen Hai-Feng(陈海峰)a)b)
a Microelectronics Institute, Xidian University, Xi'an 710071, China; b Key Laboratory of Ministry of Education for Wide Band-Gap Semiconductor Materials and Devices,Xidian University, Xi'an 710071, China; c Logic Technology Development Center, SMIC, Shanghai 201203, China
Abstract  Hot carriers injection (HCI) tests for ultra-short channel n-MOSFET devices were studied. The experimental data of short channel devices (75--90 nm), which does not fit formal degradation power law well, will bring severe error in lifetime prediction. This phenomenon usually happens under high drain voltage ($V_{\rm d}$) stress condition. A new model was presented to fit the degradation curve better. It was observed that the peak of the substrate current under low drain voltage stress cannot be found in ultra-short channel device. Devices with different channel lengths were studied under different $V_{\rm d}$ stresses in order to understand the relations between peak of substrate current ($I_{\rm sub}$) and channel length/stress voltage.
Keywords:  HCI      n-MOSFET      short channel  
Received:  12 April 2006      Revised:  22 June 2006      Accepted manuscript online: 
PACS:  85.30.Tv (Field effect devices)  
  72.20.Ht (High-field and nonlinear effects)  
  73.40.Qv (Metal-insulator-semiconductor structures (including semiconductor-to-insulator))  
  85.30.De (Semiconductor-device characterization, design, and modeling)  
Fund: Project supported by the National Natural Science Foundation of China (Grant No 60376024).

Cite this article: 

Ma Xiao-Hua(马晓华), Hao Yue(郝跃), Wang Jian-Ping(王剑屏), Cao Yan-Rong(曹艳荣), and Chen Hai-Feng(陈海峰) New aspects of HCI test for ultra-short channel n-MOSFET devices 2006 Chinese Physics 15 2742

[1] Simulations of monolayer SiC transistors with metallic 1T-phase MoS2 contact for high performance application
Hai-Qing Xie(谢海情), Dan Wu(伍丹), Xiao-Qing Deng(邓小清), Zhi-Qiang Fan(范志强), Wu-Xing Zhou(周五星), Chang-Qing Xiang(向长青), and Yue-Yang Liu(刘岳阳). Chin. Phys. B, 2021, 30(11): 117102.
[2] A two-dimensional analytical modeling for channel potential and threshold voltage of short channel triple material symmetrical gate Stack (TMGS) DG-MOSFET
Shweta Tripathi. Chin. Phys. B, 2016, 25(10): 108503.
[3] Subthreshold behavior of AlInSb/InSb high electron mobility transistors
S. Theodore Chandra, N. B. Balamurugan, G. Lakshmi Priya, S. Manikandan. Chin. Phys. B, 2015, 24(7): 076105.
[4] Utilizing a shallow trench isolation parasitic transistor to characterize the total ionizing dose effect of partially-depleted silicon-on-insulator input/output n-MOSFETs
Peng Chao (彭超), Hu Zhi-Yuan (胡志远), Ning Bing-Xu (宁冰旭), Huang Hui-Xiang (黄辉祥), Fan Shuang (樊双), Zhang Zheng-Xuan (张正选), Bi Da-Wei (毕大炜), En Yun-Fei (恩云飞). Chin. Phys. B, 2014, 23(9): 090702.
[5] A two-dimensional analytical model for channel potential and threshold voltage of short channel dual material gate lightly doped drain MOSFET
Shweta Tripathi. Chin. Phys. B, 2014, 23(11): 118505.
[6] Impact of substrate injected hot electrons on hot carrier degradation in a 180-nm NMOSFET
Liang Bin (梁斌), Chen Jian-Jun (陈建军), Chi Ya-Qing (池雅庆). Chin. Phys. B, 2014, 23(11): 117304.
[7] A threshold voltage analytical model for high-k gate dielectric MOSFETs with fully overlapped lightly doped drain structures
Ma Fei(马飞), Liu Hong-Xia(刘红侠), Kuang Qian-Wei(匡潜玮), and Fan Ji-Bin(樊继斌) . Chin. Phys. B, 2012, 21(5): 057304.
[8] The study on two-dimensional analytical model for gate stack fully depleted strained Si on silicon-germanium-on-insulator MOSFETs
Li Jin(李劲),Liu Hong-Xia(刘红侠),Li Bin(李斌),Cao Lei(曹磊), and Yuan Bo(袁博). Chin. Phys. B, 2010, 19(10): 107301.
[9] Study on two-dimensional analytical models for symmetrical gate stack dual gate strained silicon MOSFETs
Li Jin(李劲), Liu Hong-Xia(刘红侠), Li Bin(李斌), Cao Lei(曹磊), and Yuan Bo(袁博). Chin. Phys. B, 2010, 19(10): 107302.
[10] Model and analysis of drain induced barrier lowering effect for 4H--SiC metal semiconductor field effect transistor
Cao Quan-Jun(曹全君), Zhang Yi-Men(张义门), and Jia Li-Xin(贾立新). Chin. Phys. B, 2009, 18(10): 4456-4459.
[11] Actions of negative bias temperature instability (NBTI) and hot carriers in ultra-deep submicron p-channel metal--oxide--semiconductor field-effect transistors (PMOSFETs)
Liu Hong-Xia (刘红侠) and Hao Yue (郝跃). Chin. Phys. B, 2007, 16(7): 2111-2115.
[12] Influence of structural parameters on the immunity of short-channel effects in grooved-gate nMOSFET
Tong Jian-Nong (童建农), Zou Xue-Cheng (邹雪城), Shen Xu-Bang (沈绪榜). Chin. Phys. B, 2004, 13(11): 1815-1819.
No Suggested Reading articles found!