Please wait a minute...
Chin. Phys. B, 2012, Vol. 21(4): 047303    DOI: 10.1088/1674-1056/21/4/047303
CONDENSED MATTER: ELECTRONIC STRUCTURE, ELECTRICAL, MAGNETIC, AND OPTICAL PROPERTIES Prev   Next  

A unified charge-based model for SOI MOSFETs applicable from intrinsic to heavily doped channel

Zhang Jian(张健)a), He Jin(何进)a) b)†, Zhou Xing-Ye(周幸叶)a), Zhang Li-Ning(张立宁)a), Ma Yu-Tao(马玉涛)b), Chen Qin(陈沁)b), Zhang Xu-Kai(张勖凯)b), Yang Zhang(杨张)b), Wang Rui-Fei(王睿斐)b), HanYu(韩雨)b), and Chan Mansun(陈文新)c)
a. Tera-Scale Research Centre (TSRC), School of Electronics Engineering and Computer Science (EECS), Peking University, Beijing 100871, China;
b. Peking University Shenzhen System on Chip (SOC) Key Laboratory, PKU-HKUST Shenzhen-Hongkong Institution, W303, West Tower, IER Bldg, Hi-Tech Industrial Park South, Shenzhen 518057, China;
c. Department of Electronics and Computer Engineering (ECE), Hong Kong University of Science and Technology, Kowloon, Clearwater Bay, Hong Kong, China
Abstract  A unified charge-based model for fully depleted silicon-on-insulator (SOI) metal-oxide semiconductor field-effect transistors (MOSFETs) is presented. The proposed model is accurate and applicable from intrinsic to heavily doped channels with various structure parameters. The framework starts from the one-dimensional Poisson-Boltzmann equation, and based on the full depletion approximation, an accurate inversion charge density equation is obtained. With the inversion charge density solution, the unified drain current expression is derived, and a unified terminal charge and intrinsic capacitance model is also derived in the quasi-static case. The validity and accuracy of the presented analytic model is proved by numerical simulations.
Keywords:  charge-based model      silicon-on-insulator metal-oxide semiconductor field-effect transistors      compact model      double gate  
Received:  26 July 2011      Revised:  26 October 2011      Accepted manuscript online: 
PACS:  73.40.Ty (Semiconductor-insulator-semiconductor structures)  
  73.40.Qv (Metal-insulator-semiconductor structures (including semiconductor-to-insulator))  
  61.44.Br (Quasicrystals)  
Fund: Project supported by the National Natural Science Foundation of China (Grant No. 60876027), the State Key Program of the National Natural Science Foundation of China (Grant No. 61036004), the Shenzhen Science and Technology Foundation, China (Grant No. CXB201005250031A), the Fundamental Research Project of Shenzhen Science and Technology Foundation, China (Grant No. JC201005280670A), and the International Collaboration Project of Shenzhen Science & Technology Foundation, China (Grant No. ZYA2010006030006A).
Corresponding Authors:  He Jin,frankhe@pku.edu.cn     E-mail:  frankhe@pku.edu.cn

Cite this article: 

Zhang Jian(张健), He Jin(何进), Zhou Xing-Ye(周幸叶), Zhang Li-Ning(张立宁), Ma Yu-Tao(马玉涛), Chen Qin(陈沁), Zhang Xu-Kai(张勖凯), Yang Zhang(杨张), Wang Rui-Fei(王睿斐), HanYu(韩雨), and Chan Mansun(陈文新) A unified charge-based model for SOI MOSFETs applicable from intrinsic to heavily doped channel 2012 Chin. Phys. B 21 047303

[1] Frank D J, Dennard R H, Nowak E and Solomon P M 2001 Proc. IEEE 89 259
[2] Colinge J P Proceedings of the 34th European Solid-State Device Research Conference September 21-23, 2004 Leuven, Belgium, p. 45
[3] Yang R H, Ourmazd A and Lee K F 1992 IEEE Trans. Electron Dev. 39 1704
[4] Trivedi V P and Fossum J G 2003 IEEE Trans. Electron Dev. 50 2095
[5] Suzuki E, Ishii K, Kanemaru S and Maeda T 2000 IEEE Tran. Electron Dev. 47 354
[6] Doris B, Ieong M and Kanarsky T International Electron Devices Meeting Technical Digest December 8-11, 2002 San Francisco, USA, p. 267
[7] Fossum J G 2007 Solid-State Electronics 51 188
[8] Norio Sadachika, Daisuke Kitamaru and Yasuhito 2006 IEEE Trans. Electron Dev. 53 2017
[9] Wu W, Yao W and Gildenblat G 2008 IEEE Trans. Electron Dev. 55 3295
[10] Sleight J W and Rafael Rios 1998 IEEE Trans. Electron Dev. 45 821
[11] Ortiz-Conde A, Herrera R and Schmidt P E 1992 Solid-State Electronics 35 1291
[12] Zhou X, Chandrasekaran K and Chiah S B Technical Proceedings of the 2006 Nanotechnology Conference and Trade Show May 8-11, 2006 Boston, USA, p. 652
[13] Niu G F, Chen R M M and Ruan C 1996 IEEE Trans. Electron Dev. 43 2034
[14] Roy A S, Sallese J M and Enz C C 2006 Solid State Electron 50 687
[15] Lim H K and Fossum J G 1985 J. Solid State Circuits 20 366
[16] Veeraraghavan S and Fossum J G 1988 IEEE Trans. Electron Dev. 35 1866
[17] Yeh P C and Fossum J G 1995 IEEE Trans. Electron Dev. 42 1605
[18] Moldovan O, Cerdeira A and Jiménez D 2007 Solid-State Electronics 51 655
[19] Moldovan O, Chaves F A and Jiménez D 2008 Solid-State Electronics 52 1867
[20] Liu F, He J and Zhang L 2008 IEEE Trans. Electron Dev. 55 2187
[21] Fung S K H, Su P and Hu C Proceedings of 5th Conference on Modeling and Simulation of Microsystems April 2002 Puerto Rico, USA, p. 690
[22] He J, Chan M S and Zhang G G 2006 Semicond. Sci. Technol. 21 261
[23] Liu F, He J and Ma Y F 2008 IEEE Trans. Electron Dev. 55 816
[24] He J, Bian W and Tao Y J 2007 IEEE Trans. Electron Dev. 54 1478
[25] Trivedi V P and Fossum J G Jan 2005 IEEE Electron Dev. Lett. 26 26
[26] Worley E R 1980 Solid-State Electron 23 1107
[27] Lim H and Fossum J G 1983 IEEE Trans. Electron Dev. 30 1244
[28] Zhang J, He J and Zhang L N 2007 IEEE International Conference on Electron Dev. and Solid-State Circuits December 20-22, 2007 Tai醤, China p. 569
[29] Sallese J M, Krummenacher F and Prégaldiny F 2005 Solid-State Electronics 49 485
[30] Pao H C and Sah C T 1966 Solid-State Electronics 9 927
[31] Francis P, Terao A and Flandre D 1995 Solid-State Electronics 38 171
[32] Ward D and Dutton R 1978 IEEE J. Solid State Circuits 13 703
[33] Lim H K and Fossum J G 1984 IEEE Trans. Electron Dev. 31 1983
[34] Liu F L, Zhang J and He F J 2009 Solid-State Electronics 53 49
[35] Synopsys 2005 Sentaurus Device User's Manual p. 1
[36] Balestra F, Cristoloveanu S and Benachir M 1987 IEEE Electron Dev. Lett. 8 410
[37] Trivedi V P, Fossum J G and Zhang W Jan 2007 Solid-State Electronics 51 170
[1] DC and analog/RF performance of C-shaped pocket TFET (CSP-TFET) with fully overlapping gate
Zi-Xin Chen(陈子馨), Wei-Jing Liu(刘伟景), Jiang-Nan Liu(刘江南), Qiu-Hui Wang(王秋蕙), Xu-Guo Zhang(章徐国), Jie Xu(许洁), Qing-Hua Li(李清华), Wei Bai(白伟), and Xiao-Dong Tang(唐晓东). Chin. Phys. B, 2022, 31(5): 058501.
[2] Investigation of the surface orientation influence on 10-nm double gate GaSb nMOSFETs
Shaoyan Di(邸绍岩), Lei Shen(沈磊), Zhiyuan Lun(伦志远), Pengying Chang(常鹏鹰), Kai Zhao(赵凯), Tiao Lu(卢朓), Gang Du(杜刚), Xiaoyan Liu(刘晓彦). Chin. Phys. B, 2017, 26(4): 047201.
[3] A review for compact model of graphene field-effect transistors
Nianduan Lu(卢年端), Lingfei Wang(汪令飞), Ling Li(李泠), Ming Liu(刘明). Chin. Phys. B, 2017, 26(3): 036804.
[4] An improvement to computational efficiency of the drain current model for double-gate MOSFET
Zhou Xing-Ye(周幸叶), Zhang Jian(张健), Zhou Zhi-Ze(周致赜), Zhang Li-Ning(张立宁), Ma Chen-Yue(马晨月), Wu Wen(吴文), Zhao Wei(赵巍), and Zhang Xing(张兴) . Chin. Phys. B, 2011, 20(9): 097304.
[5] Performance and analytical modelling of halo-doped surrounding gate MOSFETs
Li Zun-Chao (李尊朝). Chin. Phys. B, 2008, 17(11): 4312-4317.
No Suggested Reading articles found!