Please wait a minute...
Chinese Physics, 2003, Vol. 12(3): 325-327    DOI: 10.1088/1009-1963/12/3/314
CONDENSED MATTER: ELECTRONIC STRUCTURE, ELECTRICAL, MAGNETIC, AND OPTICAL PROPERTIES Prev   Next  

Annealing characteristics of ultra-thin high-K HfO2 gate dielectrics

Han De-Dong (韩德栋), Kang Jin-Feng (康晋锋), Lin Chang-Hai (林长海), Han Ru-Qi (韩汝琦)
Institute of Microelectronics, Peking University, Beijing 100871, China
Abstract  Ultra-thin HfO2 gate-dielectric films were fabricated by ion-beam sputtering a sintered HfO2 target and subsequently annealed at different temperatures and atmospheres. We have studied the capacitance-voltage, current-voltage, and breakdown characteristics of the gate dielectrics. The results show that electrical characteristics of HfO2 gate dielectric are related to the annealing temperature. With increase annealing temperature, the largest value of capacitance decreases, the equivalent oxide thickness increases, the leakage current reduces, and the breakdown voltage decreases.
Keywords:  annealing characteristics      high-K      HfO2 gate dielectrics  
Received:  24 January 2002      Revised:  21 November 2002      Accepted manuscript online: 
PACS:  77.55.+f  
  77.84.Bw (Elements, oxides, nitrides, borides, carbides, chalcogenides, etc.)  
  81.40.Ef (Cold working, work hardening; annealing, post-deformation annealing, quenching, tempering recovery, and crystallization)  
  81.15.Cd (Deposition by sputtering)  
  73.61.Ng (Insulators)  
Fund: Project supported by the State Key Development Program for Basic Research of China (Grant No G20000365).

Cite this article: 

Han De-Dong (韩德栋), Kang Jin-Feng (康晋锋), Lin Chang-Hai (林长海), Han Ru-Qi (韩汝琦) Annealing characteristics of ultra-thin high-K HfO2 gate dielectrics 2003 Chinese Physics 12 325

[1] Key technologies for dual high-k and dual metal gate integration
Yong-Liang Li(李永亮), Qiu-Xia Xu(徐秋霞), Wen-Wu Wang(王文武). Chin. Phys. B, 2018, 27(9): 097306.
[2] High performance trench MOS barrier Schottky diode with high-k gate oxide
Zhai Dong-Yuan (翟东媛), Zhu Jun (朱俊), Zhao Yi (赵毅), Cai Yin-Fei (蔡银飞), Shi Yi (施毅), Zheng You-Liao (郑有炓). Chin. Phys. B, 2015, 24(7): 077201.
[3] Energy distribution extraction of negative charges responsible for positive bias temperature instability
Ren Shang-Qing (任尚清), Yang Hong (杨红), Wang Wen-Wu (王文武), Tang Bo (唐波), Tang Zhao-Yun (唐兆云), Wang Xiao-Lei (王晓磊), Xu Hao (徐昊), Luo Wei-Chun (罗维春), Zhao Chao (赵超), Yan Jiang (闫江), Chen Da-Peng (陈大鹏), Ye Tian-Chun (叶甜春). Chin. Phys. B, 2015, 24(7): 077304.
[4] A threshold voltage model of short-channel fully-depleted recessed-source/drain (Re-S/D) SOI MOSFETs with high-k dielectric
Gopi Krishna Saramekala, Sarvesh Dubey, Pramod Kumar Tiwari. Chin. Phys. B, 2015, 24(10): 108505.
[5] High-mobility germanium p-MOSFETs by using HCl and (NH4)2S surface passivation
Xue Bai-Qing (薛百清), Wang Sheng-Kai (王盛凯), Han Le (韩乐), Chang Hu-Dong (常虎东), Sun Bing (孙兵), Zhao Wei (赵威), Liu Hong-Gang (刘洪刚). Chin. Phys. B, 2013, 22(10): 107302.
[6] A threshold voltage analytical model for high-k gate dielectric MOSFETs with fully overlapped lightly doped drain structures
Ma Fei(马飞), Liu Hong-Xia(刘红侠), Kuang Qian-Wei(匡潜玮), and Fan Ji-Bin(樊继斌) . Chin. Phys. B, 2012, 21(5): 057304.
[7] The influence and explanation of fringing-induced barrier lowering on sub-100 nm MOSFETs with high-k gate dielectrics
Ma Fei(马飞), Liu Hong-Xia(刘红侠), Kuang Qian-Wei(匡潜玮), and Fan Ji-Bin(樊继斌) . Chin. Phys. B, 2012, 21(5): 057305.
[8] Effect of interface-roughness scattering on mobility degradation in SiGe p-MOSFETs with a high-k dielectric/SiO2 gate stack
Zhang Xue-Feng(张雪锋), Xu Jing-Ping (徐静平), Lai Pui-To(黎沛涛), Li Chun-Xia(李春霞), and Guan Jian-Guo(官建国). Chin. Phys. B, 2007, 16(12): 3820-3826.
[9] Fabrication and characteristics of high-K HfO2 gate dielectrics on n-germanium
Han De-Dong(韩德栋), Kang Jin-Feng(康晋锋), Liu Xiao-Yan(刘晓彦), Sun Lei(孙雷), Luo Hao(罗浩), and Han Ru-Qi(韩汝琦). Chin. Phys. B, 2007, 16(1): 245-248.
No Suggested Reading articles found!