Please wait a minute...
Chin. Phys. B, 2009, Vol. 18(1): 309-314    DOI: 10.1088/1674-1056/18/1/050

Effect of substrate bias on negative bias temperature instability of ultra-deep sub-micro p-channel metal--oxide--semiconductor field-effect transistors

Cao Yan-Rong(曹艳荣), Hao Yue(郝跃), Ma Xiao-Hua(马晓华), and Hu Shi-Gang(胡仕刚)
School of Microelectronics, Xidian University, Xi'an 710071, China Key Laboratory of Ministry of Education for Wide Band-Gap Semiconductor Materials and Devices, Xi'an 710071, China
Abstract  The effect of substrate bias on the degradation during applying a negative bias temperature (NBT) stress is studied in this paper. With a smaller gate voltage stress applied, the degradation of negative bias temperature instability (NBTI) is enhanced, and there comes forth an inflexion point. The degradation pace turns larger when the substrate bias is higher than the inflexion point. The substrate hot holes can be injected into oxide and generate additional oxide traps, inducing an inflexion phenomenon. When a constant substrate bias stress is applied, as the gate voltage stress increases, an inflexion comes into being also. The higher gate voltage causes the electrons to tunnel into the substrate from the poly, thereby generating the electron--hole pairs by impact ionization. The holes generated by impact ionization and the holes from the substrate all can be accelerated to high energies by the substrate bias. More additional oxide traps can be produced, and correspondingly, the degradation is strengthened by the substrate bias. The results of the alternate stress experiment show that the interface traps generated by the hot holes cannot be annealed, which is different from those generated by common holes.
Keywords:  negative bias temperature instability (NBTI)      substrate bias      hot holes      oxide traps  
Received:  20 June 2008      Revised:  07 September 2008      Accepted manuscript online: 
PACS:  85.30.Tv (Field effect devices)  
  85.30.De (Semiconductor-device characterization, design, and modeling)  
Fund: Project supported by the National Natural Science Foundation of China (Grant Nos 60376024, 60736033 and 60506020) and the National High Technology Research and Development Program of China (Grant No 2003AA1Z1630).

Cite this article: 

Cao Yan-Rong(曹艳荣), Hao Yue(郝跃), Ma Xiao-Hua(马晓华), and Hu Shi-Gang(胡仕刚) Effect of substrate bias on negative bias temperature instability of ultra-deep sub-micro p-channel metal--oxide--semiconductor field-effect transistors 2009 Chin. Phys. B 18 309

[1] Investigation of gate oxide traps effect on NAND flash memory by TCAD simulation
He-Kun Zhang(章合坤), Xuan Tian(田璇), Jun-Peng He(何俊鹏), Zhe Song(宋哲), Qian-Qian Yu(蔚倩倩), Liang Li(李靓), Ming Li(李明), Lian-Cheng Zhao(赵连城), Li-Ming Gao(高立明). Chin. Phys. B, 2020, 29(3): 038501.
[2] Detailed study of NBTI characterization in 40-nm CMOS process using comprehensive models
Yan Zeng(曾严), Xiao-Jin Li(李小进), Jian Qing(卿健), Ya-Bin Sun(孙亚宾), Yan-Ling Shi(石艳玲), Ao Guo(郭奥), Shao-Jian Hu(胡少坚). Chin. Phys. B, 2017, 26(10): 108503.
[3] Effect of NO annealing on charge traps in oxide insulator and transition layer for 4H-SiC metal-oxide-semiconductor devices
Yifan Jia(贾一凡), Hongliang Lv(吕红亮), Yingxi Niu(钮应喜), Ling Li(李玲), Qingwen Song(宋庆文), Xiaoyan Tang(汤晓燕), Chengzhan Li(李诚瞻), Yanli Zhao(赵艳黎), Li Xiao(肖莉), Liangyong Wang(王梁永), Guangming Tang(唐光明), Yimen Zhang(张义门), Yuming Zhang(张玉明). Chin. Phys. B, 2016, 25(9): 097101.
[4] Recovery of PMOSFET NBTI under different conditions
Cao Yan-Rong (曹艳荣), Yang Yi (杨毅), Cao Cheng (曹成), He Wen-Long (何文龙), Zheng Xue-Feng (郑雪峰), Ma Xiao-Hua (马晓华), Hao Yue (郝跃). Chin. Phys. B, 2015, 24(9): 097304.
[5] Influence of substrate bias voltage on the microstructure of nc-SiOx:H film
Li Hui-Min (李慧敏), Yu Wei (于威), Xu Yan-Mei (徐艳梅), Ji Yun (季云), Jiang Zhao-Yi (蒋昭毅), Wang Xin-Zhan (王新占), Li Xiao-Wei (李晓苇), Fu Guang-Sheng (傅广生). Chin. Phys. B, 2015, 24(2): 028102.
[6] Improvement of switching characteristics by substrate bias in AlGaN/AlN/GaN heterostructure field effect transistors
Yang Ming (杨铭), Lin Zhao-Jun (林兆军), Zhao Jing-Tao (赵景涛), Wang Yu-Tang (王玉堂), Li Zhi-Yuan (李志远), Lü Yuan-Jie (吕元杰), Feng Zhi-Hong (冯志红). Chin. Phys. B, 2015, 24(11): 117103.
[7] Different charging behaviors between electrons and holes in Si nanocrystals embedded in SiNx matrix by the influence of near-interface oxide traps
Fang Zhong-Hui (方忠慧), Jiang Xiao-Fan (江小帆), Chen Kun-Ji (陈坤基), Wang Yue-Fei (王越飞), Li Wei (李伟), Xu Jun (徐骏). Chin. Phys. B, 2015, 24(1): 017305.
[8] Flat-roof phenomenon of dynamic equilibrium phase in the negative bias temperature instability effect on a power MOSFET
Zhang Yue (张月), Zhuo Qing-Qing (卓青青), Liu Hong-Xia (刘红侠), Ma Xiao-Hua (马晓华), Hao Yue (郝跃). Chin. Phys. B, 2014, 23(5): 057304.
[9] Effect of gate length on the parameter degradation relations of PMOSFET under NBTI stress
Cao Yan-Rong (曹艳荣), He Wen-Long (何文龙), Cao Cheng (曹成), Yang Yi (杨毅), Zheng Xue-Feng (郑雪峰), Ma Xiao-Hua (马晓华), Hao Yue (郝跃). Chin. Phys. B, 2014, 23(11): 117303.
[10] Three-dimensional Monte Carlo simulation of bulk fin field effect transistor
Wang Jun-Cheng (王骏成), Du Gang (杜刚), Wei Kang-Liang (魏康亮), Zhang Xing (张兴), Liu Xiao-Yan (刘晓彦 ). Chin. Phys. B, 2012, 21(11): 117308.
[11] Substrate bias effects on collector resistance in SiGe heterojunction bipolar transistors on thin film silicon-on-insulator
Xu Xiao-Bo(徐小波), Zhang He-Ming(张鹤鸣), Hu Hui-Yong(胡辉勇), and Qu Jiang-Tao(屈江涛). Chin. Phys. B, 2011, 20(5): 058503.
[12] Actions of negative bias temperature instability (NBTI) and hot carriers in ultra-deep submicron p-channel metal--oxide--semiconductor field-effect transistors (PMOSFETs)
Liu Hong-Xia (刘红侠) and Hao Yue (郝跃). Chin. Phys. B, 2007, 16(7): 2111-2115.
[13] Degradation characteristics and mechanism of PMOSFETs under NBT--PBT--NBT stress
Liu Hong-Xia(刘红侠), Li Zhong-He(李忠贺), and Hao Yue(郝跃). Chin. Phys. B, 2007, 16(5): 1445-1449.
No Suggested Reading articles found!