中国物理B ›› 2005, Vol. 14 ›› Issue (8): 1644-1648.doi: 10.1088/1009-1963/14/8/032

• • 上一篇    下一篇

Hot-carrier degradation characteristics and explanation in 0.25μm PMOSFETs

I.D.Hawkins1, A.R.Peaker1, 刘红侠2, 郝跃2   

  1. (1)Centre for Electronic Materials, UMIST, PO Box 88,Manchester, M 60 1QD, UK; (2)School of Microelectronics, Key Laboratory of Ministry of Education for Wide Band-Gap Semiconductor Materials and Devices, Xidian University, Xi'an 710071, China
  • 收稿日期:2004-09-17 修回日期:2005-01-24 出版日期:2005-07-13 发布日期:2005-07-13
  • 基金资助:
    Project supported by the National Natural Science Foundation of China (Grant No 60206006) and the Key Project of Chinese Ministry of Education (Grant No 104172).

Hot-carrier degradation characteristics and explanation in 0.25μm PMOSFETs

Liu Hong-Xia (刘红侠)a, Hao Yue (郝跃)a, Hawkins I. D.b, Peaker A. R.b    

  1. a School of Microelectronics, Key Laboratory of Ministry of Education for Wide Band-Gap Semiconductor Materials and Devices, Xidian University, Xi'an 710071, China; b Centre for Electronic Materials, UMIST, PO Box 88,Manchester, M 60 1QD, UK
  • Received:2004-09-17 Revised:2005-01-24 Online:2005-07-13 Published:2005-07-13
  • Supported by:
    Project supported by the National Natural Science Foundation of China (Grant No 60206006) and the Key Project of Chinese Ministry of Education (Grant No 104172).

摘要: The hot-carrier effect (HCE) of deep-submicron PMOSFETs has been investigated. It is found that the HCE includes both generation of interface states and formation of positive fixed charges in the gate oxide. We present experimental evidences showing that two degradation mechanisms are important in the case of deep-submicron PMOSFETs. Firstly, the generation of positive fixed oxide charges is significant in the case of deep-submicron PMOSFETs, which degrades the threshold voltage and even limits the transistor lifetime. For advanced analogy and mixed signal applications, process and device reliability limits need to be set up based also on threshold voltage shift, in addition to traditional methods of the transconductance degradation or gate oxide lifetime. Secondly, the generation of interface states by holes influences the device characteristics. Some speculation on the HCE formation process is included.

关键词: PMOSFET, hot-carrier effect (HCE), positive fixed oxide charges, interface states, device reliability

Abstract: The hot-carrier effect (HCE) of deep-submicron PMOSFETs has been investigated. It is found that the HCE includes both generation of interface states and formation of positive fixed charges in the gate oxide. We present experimental evidences showing that two degradation mechanisms are important in the case of deep-submicron PMOSFETs. Firstly, the generation of positive fixed oxide charges is significant in the case of deep-submicron PMOSFETs, which degrades the threshold voltage and even limits the transistor lifetime. For advanced analogy and mixed signal applications, process and device reliability limits need to be set up based also on threshold voltage shift, in addition to traditional methods of the transconductance degradation or gate oxide lifetime. Secondly, the generation of interface states by holes influences the device characteristics. Some speculation on the HCE formation process is included.

Key words: PMOSFET, hot-carrier effect (HCE), positive fixed oxide charges, interface states, device reliability

中图分类号:  (Field effect devices)

  • 85.30.Tv
85.30.De (Semiconductor-device characterization, design, and modeling)