中国物理B ›› 2023, Vol. 32 ›› Issue (1): 18503-018503.doi: 10.1088/1674-1056/ac6dbf
Wen Xiong(熊文)1, Jing-Yong Huo(霍景永)1, Xiao-Han Wu(吴小晗)1, Wen-Jun Liu(刘文军)1,†, David Wei Zhang(张卫)1,2, and Shi-Jin Ding(丁士进)1,2,‡
Wen Xiong(熊文)1, Jing-Yong Huo(霍景永)1, Xiao-Han Wu(吴小晗)1, Wen-Jun Liu(刘文军)1,†, David Wei Zhang(张卫)1,2, and Shi-Jin Ding(丁士进)1,2,‡
摘要: Amorphous In-Ga-Zn-O (a-IGZO) thin-film transistor (TFT) memories with novel p-SnO/n-SnO2 heterojunction charge trapping stacks (CTSs) are investigated comparatively under a maximum fabrication temperature of 280 ℃. Compared to a single p-SnO or n-SnO2 charge trapping layer (CTL), the heterojunction CTSs can achieve electrically programmable and erasable characteristics as well as good data retention. Of the two CTSs, the tunneling layer/p-SnO/n-SnO2/blocking layer architecture demonstrates much higher program efficiency, more robust data retention, and comparably superior erase characteristics. The resulting memory window is as large as 6.66 V after programming at 13 V/1 ms and erasing at -8 V/1 ms, and the ten-year memory window is extrapolated to be 4.41 V. This is attributed to shallow traps in p-SnO and deep traps in n-SnO2, and the formation of a built-in electric field in the heterojunction.
中图分类号: (Microelectronics: LSI, VLSI, ULSI; integrated circuit fabrication technology)