中国物理B ›› 2020, Vol. 29 ›› Issue (10): 108504-.doi: 10.1088/1674-1056/ab99b8

• • 上一篇    下一篇

Wei-Tao Yang(杨卫涛)1,4, Yong-Hong Li(李永宏)1,†(), Ya-Xin Guo(郭亚鑫)1, Hao-Yu Zhao(赵浩昱)1, Yang Li(李洋)1, Pei Li(李培)1, Chao-Hui He(贺朝会)1, Gang Guo(郭刚)2, Jie Liu(刘杰)3, Sheng-Sheng Yang(杨生胜)5, Heng An(安恒)5   

  • 收稿日期:2020-05-07 修回日期:2020-05-19 接受日期:2020-06-05 出版日期:2020-10-05 发布日期:2020-10-05
  • 通讯作者: Yong-Hong Li(李永宏)

Investigation of single event effect in 28-nm system-on-chip with multi patterns

Wei-Tao Yang(杨卫涛)1,4, Yong-Hong Li(李永宏)1,†, Ya-Xin Guo(郭亚鑫)1, Hao-Yu Zhao(赵浩昱)1, Yang Li(李洋)1, Pei Li(李培)1, Chao-Hui He(贺朝会)1, Gang Guo(郭刚)2, Jie Liu(刘杰)3, Sheng-Sheng Yang(杨生胜)5, and Heng An(安恒)5   

  1. 1 School of Nuclear Science & Technology, Xi’an Jiaotong University, Xi’an 710049, China
    2 National Innovation Center of Radiation Application, China Institute of Atomic Energy, Beijing 102413, China
    3 Institute of Modern Physics, Chinese Academy of Sciences, Lanzhou 730000, China
    4 Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino 10129, Italy
    5 Science and Technology on Vacuum Technology and Physics Laboratory, Lanzhou Institute of Physics, Lanzhou 730000, China
  • Received:2020-05-07 Revised:2020-05-19 Accepted:2020-06-05 Online:2020-10-05 Published:2020-10-05
  • Contact: Corresponding author. E-mail: yonghongli@mail.xjtu.edu.cn
  • About author:
    †Corresponding author. E-mail: yonghongli@mail.xjtu.edu.cn
    * Project supported by the National Natural Science Foundation of China (Grant Nos. 11575138, 11835006, 11690040, and 11690043), the Fund from Innovation Center of Radiation Application (Grant No. KFZC2019050321), the Fund from the Science and Technology on Vacuum Technology and Physics Laboratory, Lanzhou Institute of Physics (Grant No. ZWK1804), and the Program of China Scholarships Council (Grant No. 201906280343).

Abstract:

Single event effects (SEEs) in a 28-nm system-on-chip (SoC) were assessed using heavy ion irradiations, and susceptibilities in different processor configurations with data accessing patterns were investigated. The patterns included the sole processor (SP) and asymmetric multiprocessing (AMP) patterns with static and dynamic data accessing. Single event upset (SEU) cross sections in static accessing can be more than twice as high as those of the dynamic accessing, and processor configuration pattern is not a critical factor for the SEU cross sections. Cross section interval of upset events was evaluated and the soft error rates in aerospace environment were predicted for the SoC. The tests also indicated that ultra-high linear energy transfer (LET) particle can cause exception currents in the 28-nm SoC, and some even are lower than the normal case.

Key words: system-on-chip, heavy ion, single event effect

中图分类号:  (Semiconductor-device characterization, design, and modeling)

  • 85.30.De
21.60.Ka (Monte Carlo models)