中国物理B ›› 2019, Vol. 28 ›› Issue (8): 88502-088502.doi: 10.1088/1674-1056/28/8/088502

• INTERDISCIPLINARY PHYSICS AND RELATED AREAS OF SCIENCE AND TECHNOLOGY • 上一篇    下一篇

Negative gate bias stress effects on conduction and low frequency noise characteristics in p-type poly-Si thin-film transistors

Chao-Yang Han(韩朝阳), Yuan Liu(刘远), Yu-Rong Liu(刘玉荣), Ya-Yi Chen(陈雅怡), Li Wang(王黎), Rong-Sheng Chen(陈荣盛)   

  1. 1 School of Electronic and Information Engineering, South China University of Technology, Guangzhou 510640, China;
    2 School of Automation, Guangdong University of Technology, Guangzhou 510006, China;
    3 Science and Technology on Reliability Physics and Application of Electronic Component Laboratory, CEPREI, Guangzhou 510610, China
  • 收稿日期:2019-01-24 修回日期:2019-05-17 出版日期:2019-08-05 发布日期:2019-08-05
  • 通讯作者: Yuan Liu E-mail:eeliuyuan@gdut.edu.cn
  • 基金资助:
    Project supported by the National Natural Science Foundation of China (Grant No. 61574048), the Pearl River Science and Technology Nova Program of Guangzhou City, China (Grant No. 201710010172), the International Science and Technology Cooperation Program of Guangzhou City (Grant No. 201807010006), the International Cooperation Program of Guangdong Province, China (Grant No. 2018A050506044), and the Opening Fund of Key Laboratory of Silicon Device Technology, China (Grant No. KLSDTJJ2018-6).

Negative gate bias stress effects on conduction and low frequency noise characteristics in p-type poly-Si thin-film transistors

Chao-Yang Han(韩朝阳)1,2,3, Yuan Liu(刘远)2,3, Yu-Rong Liu(刘玉荣)1, Ya-Yi Chen(陈雅怡)1,2,3, Li Wang(王黎)1,2,3, Rong-Sheng Chen(陈荣盛)1   

  1. 1 School of Electronic and Information Engineering, South China University of Technology, Guangzhou 510640, China;
    2 School of Automation, Guangdong University of Technology, Guangzhou 510006, China;
    3 Science and Technology on Reliability Physics and Application of Electronic Component Laboratory, CEPREI, Guangzhou 510610, China
  • Received:2019-01-24 Revised:2019-05-17 Online:2019-08-05 Published:2019-08-05
  • Contact: Yuan Liu E-mail:eeliuyuan@gdut.edu.cn
  • Supported by:
    Project supported by the National Natural Science Foundation of China (Grant No. 61574048), the Pearl River Science and Technology Nova Program of Guangzhou City, China (Grant No. 201710010172), the International Science and Technology Cooperation Program of Guangzhou City (Grant No. 201807010006), the International Cooperation Program of Guangdong Province, China (Grant No. 2018A050506044), and the Opening Fund of Key Laboratory of Silicon Device Technology, China (Grant No. KLSDTJJ2018-6).

摘要: The instability of p-channel low-temperature polycrystalline silicon thin film transistors (poly-Si TFTs) is investigated under negative gate bias stress (NBS) in this work. Firstly, a series of negative bias stress experiments is performed, the significant degradation behaviors in current-voltage characteristics are observed. As the stress voltage decreases from -25 V to -37 V, the threshold voltage and the sub-threshold swing each show a continuous shift, which is induced by gate oxide trapped charges or interface state. Furthermore, low frequency noise (LFN) values in poly-Si TFTs are measured before and after negative bias stress. The flat-band voltage spectral density is extracted, and the trap concentration located near the Si/SiO2 interface is also calculated. Finally, the degradation mechanism is discussed based on the current-voltage and LFN results in poly-Si TFTs under NBS, finding out that Si-OH bonds may be broken and form Si* and negative charge OH- under negative bias stress, which is demonstrated by the proposed negative charge generation model.

关键词: polycrystalline silicon, thin film transistor, negative bias stress, low frequency noise

Abstract: The instability of p-channel low-temperature polycrystalline silicon thin film transistors (poly-Si TFTs) is investigated under negative gate bias stress (NBS) in this work. Firstly, a series of negative bias stress experiments is performed, the significant degradation behaviors in current-voltage characteristics are observed. As the stress voltage decreases from -25 V to -37 V, the threshold voltage and the sub-threshold swing each show a continuous shift, which is induced by gate oxide trapped charges or interface state. Furthermore, low frequency noise (LFN) values in poly-Si TFTs are measured before and after negative bias stress. The flat-band voltage spectral density is extracted, and the trap concentration located near the Si/SiO2 interface is also calculated. Finally, the degradation mechanism is discussed based on the current-voltage and LFN results in poly-Si TFTs under NBS, finding out that Si-OH bonds may be broken and form Si* and negative charge OH- under negative bias stress, which is demonstrated by the proposed negative charge generation model.

Key words: polycrystalline silicon, thin film transistor, negative bias stress, low frequency noise

中图分类号:  (Field effect devices)

  • 85.30.Tv
73.40.Qv (Metal-insulator-semiconductor structures (including semiconductor-to-insulator)) 85.40.Qx (Microcircuit quality, noise, performance, and failure analysis)