中国物理B ›› 2007, Vol. 16 ›› Issue (10): 3104-3107.doi: 10.1088/1009-1963/16/10/047

• CONDENSED MATTER: ELECTRONIC STRUCTURE, ELECTRICAL, MAGNETIC, AND OPTICAL PROPERTIES • 上一篇    下一篇

Effect of STI-induced mechanical stress on leakage current in deep submicron CMOS devices

俞柳江1, 董业民1, 王庆东1, 李 睿2   

  1. (1)Grace Semiconductor Manufacturing Corporation, Shanghai 201203, China; (2)Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences, Shanghai 200050, China;Graduate School of Chinese Academy of Sciences, Beijing 100049, China;Grace Semiconductor Manufacturing Corporation, Shanghai 201203, China
  • 收稿日期:2006-12-12 修回日期:2007-01-10 出版日期:2007-10-08 发布日期:2007-10-08

Effect of STI-induced mechanical stress on leakage current in deep submicron CMOS devices

Li Rui(李睿)a)b)c)†, Yu Liu-Jiang(俞柳江)c), Dong Ye-Min(董业民)c), and Wang Ching-Dong(王庆东)c)   

  1. a Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences, Shanghai 200050, China; b Graduate School of Chinese Academy of Sciences, Beijing 100049, China;c Grace Semiconductor Manufacturing Corporation, Shanghai 201203, China
  • Received:2006-12-12 Revised:2007-01-10 Online:2007-10-08 Published:2007-10-08

PDF (PC)

1909

赞

摘要： The shallow trench isolation (STI) induced mechanical stress significantly affects the CMOS device off-state leakage behaviour. In this paper, we designed two types of devices to investigate this effect, and all leakage components, including sub-threshold leakage ($I_{\rm sub})$, gate-induced-drain-leakage ($I_{\rm GIDL})$, gate edge-direct-tunnelling leakage ($I_{\rm EDT})$ and band-to-band-tunnelling leakage ($I_{\rm BTBT})$ were analysed. For NMOS, $I_{\rm sub}$ can be reduced due to the mechanical stress induced higher boron concentration in well region. However, the GIDL component increases simultaneously as a result of the high well concentration induced drain-to-well depletion layer narrowing as well as the shrinkage of the energy gap. For PMOS, the only mechanical stress effect on leakage current is the energy gap narrowing induced GIDL increase.

Abstract: The shallow trench isolation (STI) induced mechanical stress significantly affects the CMOS device off-state leakage behaviour. In this paper, we designed two types of devices to investigate this effect, and all leakage components, including sub-threshold leakage ($I_{\rm sub})$, gate-induced-drain-leakage ($I_{\rm GIDL})$, gate edge-direct-tunnelling leakage ($I_{\rm EDT})$ and band-to-band-tunnelling leakage ($I_{\rm BTBT})$ were analysed. For NMOS, $I_{\rm sub}$ can be reduced due to the mechanical stress induced higher boron concentration in well region. However, the GIDL component increases simultaneously as a result of the high well concentration induced drain-to-well depletion layer narrowing as well as the shrinkage of the energy gap. For PMOS, the only mechanical stress effect on leakage current is the energy gap narrowing induced GIDL increase.

Key words: CMOS, shallow trench isolation stress, leakage, gate-induced drain leakage

中图分类号:  (Field effect devices)

  • 85.30.Tv
73.40.Gk (Tunneling) 81.40.Jj (Elasticity and anelasticity, stress-strain relations) 85.30.De (Semiconductor-device characterization, design, and modeling)