中国物理B ›› 2021, Vol. 30 ›› Issue (7): 78501-078501.doi: 10.1088/1674-1056/abe2fe
Jia-Xin Wang(王加鑫)1,2,3, Xiao-Jing Li(李晓静)1,2,†, Fa-Zhan Zhao(赵发展)1,2,‡, Chuan-Bin Zeng(曾传滨)1,2, Duo-Li Li(李多力)1,2, Lin-Chun Gao(高林春)1,2, Jiang-Jiang Li(李江江)1,2, Bo Li(李博)1,2, Zheng-Sheng Han(韩郑生)1,2,3, and Jia-Jun Luo(罗家俊)1,2
Jia-Xin Wang(王加鑫)1,2,3, Xiao-Jing Li(李晓静)1,2,†, Fa-Zhan Zhao(赵发展)1,2,‡, Chuan-Bin Zeng(曾传滨)1,2, Duo-Li Li(李多力)1,2, Lin-Chun Gao(高林春)1,2, Jiang-Jiang Li(李江江)1,2, Bo Li(李博)1,2, Zheng-Sheng Han(韩郑生)1,2,3, and Jia-Jun Luo(罗家俊)1,2
摘要: Trigger characteristics of electrostatic discharge (ESD) protecting devices operating under various ambient temperatures ranging from 30 ℃ to 195 ℃ are investigated. The studied ESD protecting devices are the H-gate NMOS transistors fabricated with a 0.18-μm partially depleted silicon-on-insulator (PDSOI) technology. The measurements are conducted by using a transmission line pulse (TLP) test system. The different temperature-dependent trigger characteristics of grounded-gate (GGNMOS) mode and the gate-triggered (GTNMOS) mode are analyzed in detail. The underlying physical mechanisms related to the effect of temperature on the first breakdown voltage VT1 are investigated through the assist of technology computer-aided design (TCAD) simulation.
中图分类号: (Semiconductor-device characterization, design, and modeling)