Temperature- and voltage-dependent trap generation model in high-k metal gate MOS device with percolation simulation
Xu Hao, Yang Hong, Wang Yan-Rong, Wang Wen-Wu†, , Luo Wei-Chun, Qi Lu-Wei, Li Jun-Feng, Zhao Chao, Chen Da-Peng, Ye Tian-Chun
Key Laboratory of Microelectronics Devices & Integrated Technology, Institute of MicroElectronics, Chinese Academy of Sciences, Beijing 100029, China

 

† Corresponding author. E-mail: wangwenwu@ime.ac.cn

Project supported by the National High Technology Research and Development Program of China (Grant No. SS2015AA010601), the National Natural Science Foundation of China (Grant Nos. 61176091 and 61306129), and the Opening Project of Key Laboratory of Microelectronics Devices & Integrated Technology, Institute of MicroElectronics of Chinese Academy of Sciences.

Abstract
Abstract

High-k metal gate stacks are being used to suppress the gate leakage due to tunneling for sub-45 nm technology nodes. The reliability of thin dielectric films becomes a limitation to device manufacturing, especially to the breakdown characteristic. In this work, a breakdown simulator based on a percolation model and the kinetic Monte Carlo method is set up, and the intrinsic relation between time to breakdown and trap generation rate R is studied by TDDB simulation. It is found that all degradation factors, such as trap generation rate time exponent m, Weibull slope β and percolation factor s, each could be expressed as a function of trap density time exponent α. Based on the percolation relation and power law lifetime projection, a temperature related trap generation model is proposed. The validity of this model is confirmed by comparing with experiment results. For other device and material conditions, the percolation relation provides a new way to study the relationship between trap generation and lifetime projection.

1. Introduction

High-k metal gate stacks are being used to suppress the gate leakage due to tunneling for sub-45 nm technology nodes.[13] Multi-layer gate dielectric of the high-k/interfacial layer (HK/IL) brings not only promising performance but also reliability challenges. Especially for sub-1-nm equivalent oxide thickness (EOT) metal oxide semiconductor (MOS) devices, the reliability of thin dielectric film becomes a limitation to device manufacturing.[46]

For thin dielectric, the breakdown characteristic is no longer the same as classical electric field (E-field) driven phenomenon. A number of studies suggest that the trap generation in oxide is the main cause for final breakdown.[79] The breakdown events are related to the trap generation process and percolation path formation. For a lifetime projection model, a universal power law model is obtained over wide ranges of EOT and stress voltage.[10,11] It is evident that different models yield drastically different lifetime results in affecting the specification supply voltage.

The percolation theory has proved that the distribution of breakdown events is an intrinsic mechanism.[8] By using Monte Carlo (MC) simulation, the area scaling law and Weibull distribution are obtained, and the decrease of Weibull slope with reducing oxide thickness is well explained. Furthermore, with an application of the kinetic Monte Carlo (kMC) method, bimodal Weibull distribution of TDDB is explained as different trap generation rates in high-k and interfacial layer.[9]

In this work, based on the percolation model and the kinetic Monte Carlo (kMC) method, a simulator of the breakdown process is set up. The intrinsic relation between time to breakdown and trap generation rate R is studied by simulations. The degradation factors each are written as a function of trap density time exponent α. By combining the percolation relation with power law lifetime projection, a temperature related trap generation model is proposed to study the dielectric degradation. It is found that the generated trap is thermally activated, with the activation energy being about 0.11 eV. For different device and material conditions, the trap generation process could also be connected with the breakdown characteristic by the percolation relation.

2. Experiment

MOS capacitors are fabricated as follows. Firstly, Si wafer with a resistivity of 2 Ω ∼ 4 Ω for n-type is cleaned by diluted buffered oxide etch solution. Then the interfacial layer is formed by ozone oxidation. The HfO2 layer is deposited by atom layer deposition (ALD) with about 2.4-nm-thick used as the high-k dielectric. Continuously, post annealing at 450 °C is treated. Then a 2-nm-thick TiN and a 1-nm-thick TaN layer are formed by ALD, and a 3-nm-thick TiN layer by chemical vapor deposition (CVD). Finally, 75-nm-thick W layer are deposited as gate electrode.

All electric measurements are performed by an Agilent 4155B and 4294A. The temperature in measurement ranges from 25 °C to 125 °C. MOS capacitors are stressed in the accumulation area for constant voltage stress (CVS) and ramp voltage stress (RVS). The areas under test are all 100 μm2. The EOT of gate stacks is about 1.07 nm and the physical thickness of HfO2 is about 2.4 nm. An abrupt increase of gate current is used as the failure criterion and the current after breakdown is about 2 mA.

3. Percolation relation between initial trap generation rate R0 and TBD
3.1. Percolation model simulation

Percolation model simulations are conducted based on the kMC method on a three-dimensional (3D) cubic grid. The dielectric is divided into 100×100 cells in the plane of the substrate and 3-to-6 layers of dielectric. Thus, the edge effect is negligible. For each set of simulations, 64-1000 breakdown events are recorded to fit the experiment results. The flowchart of the simulation is shown in Fig. 1.

Fig. 1. Flowchart of percolation simulation and percolation diagram in 2D mode.

In each simulated step, a new trap is generated in a random site and time evolves in a random increment influenced by the time dependent trap generation rate. When a percolation path connecting two interfaces, the breakdown event is recorded.

In this work, the trap density time exponent α = 0.38 is used according to Ref. [9]. Then, 6 of the total dielectric layers could be used in simulation due to a constant experiment Weibull slope of about 2.3. Then the gate dielectric is treated as a 4-layer high-k + 2 layer IL and the trap effect distance a0 = 6 Å. The trap generation rates of high-k and IL are treated as the same value due to the single Weibull distribution in this work. The Weibull distribution of simulation results is normalized based on the Poisson area scaling law to an experiment test area.

3.2. Trap generation rate in simulations

The trap generation rate R in each cell is defined as follows:

where R0 is the initial trap generation rate, and m is the time exponent factor. It is assumed that the initial trap generation rate R0 is dependent on the stress condition. This trap generation rate expression is consistent with the power relation of the trap generation process in stress induced leakage current (SILC) or bias temperature instability (BTI) measurement.[1113]

Based on the above trap generation rate, the relation between TBD (time to breakdown) and initial trap generation rate R0 could be studied by simulation. The trap generation rate time exponent m is set to be −0.62 according to trap density time exponent α.

The simulation results by varying initial trap generation rate are shown in Fig. 2, and the relation between TBD and R0 could be expressed as

where s is the positive power exponent and defined as the percolation factor, and independent of dielectric thickness. It is indicated that with a higher initial trap generation rate, the breakdown happens in less time.

Based on the above results, it is concluded that s is independent of dielectric thickness and only dependent on degradation factor m. It is the result of an intrinsic characteristic of percolation theory and independent of lifetime projection and statistics. Thus, s could be regarded as a degradation factor. The percolation factor is also a useful parameter to connect percolation simulation and lifetime projection.

Fig. 2. Plots of simulated TBD versus initial trap generation rate R0. A constant power exponent factor −s is independent of dielectric thickness.
3.3. Degradation factors in percolation model

Here, a detailed study is given to describe the relation of degradation factors. All degradation parameters are useful to study the dielectric degradation process, including trap density time exponent α, trap generation rate time exponent m, Weibull slope β and percolation factor s.

Firstly, α is the time exponent factor of trap density, as shown below

This trap generation rate is similar to the power relation of the trap generation process in SILC or BTI measurements. It is indicated that trap density increases with stress time increasing. The trap generation rate is defined as the derivative of Not with respect to time:

where m = α − 1 is the power exponent of time. Owing to the fact that α is always in a range from 0.3 to 0.4, m is a negative value. It is concluded that the trap generation rate decreases as stress time is increasing.

Based on the above discussion, α and m are physical parameters related to the trap generation process during stress tests. The other two parameters s and β are simulation factors in the percolation model simulation.

The Weibull slope β is one of the simulation degradation factors. The value of Weibull slope describes the spreading characteristic of TBD distribution. The relation of β is obtained from simulation results (Fig. 3) and consistent with previous results reported in other work[14,15]

Fig. 3. Relation between Weibull slope β and α.

Finally, the percolation factor s in the percolation relation is also studied in the relation with α. An intrinsic relation between s and α is obtained below and shown in Fig. 4,

This relation is an empirical result, and well consistent at α values ranging from 0.1 to 0.9 as shown in Fig. 4. It is proved that s is also a degradation factor and strongly dependent on the trap generation process.

Fig. 4. Relation between percolation factor s and α.

As a conclusion, with percolation model simulation, all degradation factors could be expressed as functions of trap density time exponent α. All these parameters are related to the trap generation process and dielectric breakdown. These parameters are useful in reliability assessment and lifetime projection.

4. Temperature- and voltage-dependent trap generation model
4.1. Lifetime projection model

Temperature related model is significant for the in-depth understanding of the trap generation process. In TDDB measurements, stress voltages are from 2.7 V to 3.2 V and temperatures are set to be 25 °C, 60 °C, 90 °C, and 125 °C, respectively. Under each measurement condition, 11–20 devices are tested for truncated statistic analysis and the Weibull distributions for test results are shown in Fig. 5. The Weibull slope is treated as a constant value ∼ 2.3 and independent of stress. It is noted that the solid lines in Fig. 5 are only guide lines for β ∼ 2.3 and not the fitting results.

Fig. 5. TDDB results under different stress conditions.

Based on TBD extracted from the above TDDB results, a temperature related power law model is proposed for lifetime projection. It could be written as

From the experimental results in Fig. 6, the VAF (short for voltage acceleration factor) is about 42 and the effective activation energy of breakdown is about 0.3 eV in this paper. Note that due to only 3 or 4 points are used for fitting, there appear more errors in the determintion of VAF. However, it is a reasonable assumption that VAF is temperature-independent.[16,17] The effective activation energy is related to the thermal activation energy of the generated trap and shows the saturation at high temperature (higher than 125 °C). Thus the TAF (short for temperature acceleration factor) is extracted from room temperature to 125 °C.

Fig. 6. VAF and TAF dependence under different stress conditions.
4.2. Trap generation model

Based on the above lifetime projection model and percolation relation, combining Eqs. (1), (2), and (7), the trap generation model is proposed as follows:

where CR is a constant pre-factor, Ea = H/s is the activation energy of the generated trap, and the power factor p = n/s. Using this model instead of Eq. (1) in the percolation simulation, the stress condition dependent TBD is obtained. The simulation results are well consistent with the experimental results as shown in Fig. 7.

Fig. 7. Experimental and simulation results for different stress conditions.

This model indicates that the trap generation is a thermal activation process and the activation energy of the generated trap is about 0.11 eV in this paper. The activation energy and voltage power law factor of the generated trap could be obtained from VAF and TAF in the lifetime projection and percolation factor s.

From the above results, the trap generation model is determined by the lifetime projection and percolation relation. For other conditions, lifetime projection models are different, especially for temperature dependence.[1618] Thus, for different materials and devices, the trap generation model should be corrected with the lifetime projection model and percolation relation. The trap activation energy Ea could be obtained from the TAF and percolation factor s for different materials.

5. Conclusions

In this work, a temperature and voltage dependent trap generation model is proposed. It is useful for TDDB simulation and lifetime projection in reliability assessment. A simulator of the breakdown process is set up based on the percolation model and the kMC method. The intrinsic relation between TBD and initial trap generation rate R0 is obtained from simulation results. The power exponent s is defined as the percolation factor due to the intrinsic percolation relation. Four degradation related factors could be unified as functions of trap density time exponent α. By combining the percolation relation with the power law model, the temperature and voltage dependent trap generation model is obtained. It is found that the trap generation process is a thermal activation process, with the activation energy being 0.11 eV. The power exponent and activation energy of trap generation are correlated with the VAF, TAF in the power law model and percolation factor s. A good correlation with experimental results confirms the validity of this model. This model is applicable in percolation model simulation and provides a new way to study the trap generation process and lifetime projection. For other device and material conditions, the trap generation process could be related to the lifetime projection model through the percolation relation.

Reference
1Auth CCappellani AChun J Set al.2008Symposium on VLSI TechnologyJune 17–19, 2008Honolulu, HI128129128–910.1109/VLSIT.2008.4588589
2Packan PAkbar SArmstrong Met al.2009IEEE International Electron Devices Meeting (IEDM)December 7–9, 2009Baltimore, MD141–410.1109/IEDM.2009.5424253
3Auth CAllen CBlattner Aet al.2012Symposium on VLSI Technology (VLSIT)June 12–14, 2012Honolulu, HI131132131–210.1109/VLSIT.2012.6242496
4Prasad CAgostinelli MAuth Cet al.2008IEEE International Reliability Physics Symposium, IRPSApril 27–May 1, 2008Phoenix, AZ667668667–810.1109/RELPHY.2008.4558979
5Pae SAshok AChoi JGhani THe JLee S HLemay KLiu MLu RPackan PParker CPurser RSt. Amour AWoolery B2010IEEE International Reliability Physics Symposium (IRPS)May 2–6Anaheim, CA287292287–9210.1109/IRPS.2010.5488814
6Rahman ABai PCurello GHicks JJan C HJamil MPark JPhoa KRahman M STsai C Y2013IEEE International Reliability Physics Symposium (IRPS)April 14–18, 2013Anaheim, CAPI.2.1PI.2.6PI.2.1–PI.2.610.1109/IRPS.2013.6532105
7Suñné JPlacencia IBarniol NFarrés EMartín FAymerich X 1990 Thin Solid Films 185 347
8Degraeve RGroeseneken GBellens ROgier J LDepas MRoussel P JMaes H E 1998 IEEE Trans. Electron Dev. 45 904
9Nigam TKerber APeumans P2009IEEE International Reliability Physics SymposiumApril 26–30, 2009Montreal, QC523530523–3010.1109/IRPS.2009.5173307
10Wu E YVayshenker ANowak ESuñé JVollertsen R PLai WHarmon D 2002 IEEE Trans. Electron Dev. 49 2244
11Kerber ACartier E A 2009 IEEE Trans. Device and Materials Reliability 9 147
12CHakravarthi SKrishnan A TReddy VMachala C FKrishnan S2004IEEE International Reliability Physics Symposium (IRPS)April 25–29, 2004273282273–8210.1109/RELPHY.2004.1315337
13Degraeve RGovoreanu BKaczer BVan Houdt JGroeseneken G2005IEEE International Reliability Physics Symposium (IRPS)April 17–21, 2005360365360–510.1109/RELPHY.2005.1493113
14Suñé J 2001 IEEE Electron Dev. Lett. 22 296
15Krishnan A TNicollian P E2007IEEE International Reliability Physics Symposium (IRPS)April 15–19, 2007232239232–910.1109/RELPHY.2004.1315337
16Pic DGoguenheim DOgier J L2006Proc. 25th International Conference on Microelectronics (MIEL 2006)May 14–17, 2006528531528–3110.1109/ICMEL.2006.1651019
17Benoist ADenorme SFederspiel XAllard BCandelier P2015IEEE International Reliability Physics Symposium (IRPS)April 19–23, 2015GD.3.1GD.35GD.3.1–GD.3510.1109/IRPS.2015.7112804
18Wu E YMcKenna J MLai WNowak EVayshenker A 2001 IEEE Electron Dev. Lett. 22 603