中国物理B ›› 2017, Vol. 26 ›› Issue (1): 17701-017701.doi: 10.1088/1674-1056/26/1/017701

• CONDENSED MATTER: ELECTRONIC STRUCTURE, ELECTRICAL, MAGNETIC, AND OPTICAL PROPERTIES • 上一篇    下一篇

A novel P-channel SOI LDMOS structure with non-depletion potential-clamped layer

Wei Li(李威), Zhi Zheng(郑直), Zhigang Wang(汪志刚), Ping Li(李平), Xiaojun Fu(付晓君), Zhengrong He(何峥嵘), Fan Liu(刘凡), Feng Yang(杨丰), Fan Xiang(向凡), Luncai Liu(刘伦才)   

  1. 1. State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu 610054, China;
    2. National Laboratory of Analog ICs, Sichuan Institute of Solid-State Circuits, CETC, Chongqing 400060, China;
    3. School of Information Science and Technology, Southwest Jiaotong University, Chengdu 611756, China
  • 收稿日期:2016-05-31 修回日期:2016-09-24 出版日期:2017-01-05 发布日期:2017-01-05
  • 通讯作者: Zhi Zheng E-mail:zhizh734@gmail.com
  • 基金资助:
    Project supported by the National Natural Science Foundation of China (Grant No. 61404110) and the National Higher-Education Institution General Research and Development Project, China (Grant No. 2682014CX097).

A novel P-channel SOI LDMOS structure with non-depletion potential-clamped layer

Wei Li(李威)1, Zhi Zheng(郑直)2, Zhigang Wang(汪志刚)3, Ping Li(李平)1, Xiaojun Fu(付晓君)2, Zhengrong He(何峥嵘)2, Fan Liu(刘凡)2, Feng Yang(杨丰)2, Fan Xiang(向凡)2, Luncai Liu(刘伦才)2   

  1. 1. State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu 610054, China;
    2. National Laboratory of Analog ICs, Sichuan Institute of Solid-State Circuits, CETC, Chongqing 400060, China;
    3. School of Information Science and Technology, Southwest Jiaotong University, Chengdu 611756, China
  • Received:2016-05-31 Revised:2016-09-24 Online:2017-01-05 Published:2017-01-05
  • Contact: Zhi Zheng E-mail:zhizh734@gmail.com
  • Supported by:
    Project supported by the National Natural Science Foundation of China (Grant No. 61404110) and the National Higher-Education Institution General Research and Development Project, China (Grant No. 2682014CX097).

摘要: A novel structure is proposed for doubling the vertical breakdown voltage of silicon-on-insulator (SOI) devices. In this new structure, the conventional buried oxide (BOX) in an SOI device is split into two sections:the source-section BOX and the drain-section BOX. A highly-doped Si layer, referred to as a non-depletion potential-clamped layer (NPCL), is positioned under and close to the two BOX sections. In the split BOXes and the Si region above the BOXes, the blocking voltage (BV) is divided into two parts by the NPCL. The voltage in the NPCL is clamped to be nearly half of the drain voltage. When the drain voltage approaches a breakdown value, the voltage sustained by the source-section BOX and the Si region under the source are nearly the same as the voltage sustained by the drain-section BOX and the Si region under the drain. The vertical BV is therefore almost doubled. The effectiveness of this new structure was verified for a P-channel SOI lateral double-diffused metal-oxide semiconductor (LDMOS) and can be applied to other high-voltage SOI devices. The simulation results show that the BV in an NPCL P-channel SOI LDMOS is improved by 55% and the specific on-resistance (Ron,sp) is reduced by 69% in comparison to the conventional structure.

关键词: breakdown voltage (BV), silicon-on-insulator (SOI), buried oxide (BOX), P channel

Abstract: A novel structure is proposed for doubling the vertical breakdown voltage of silicon-on-insulator (SOI) devices. In this new structure, the conventional buried oxide (BOX) in an SOI device is split into two sections:the source-section BOX and the drain-section BOX. A highly-doped Si layer, referred to as a non-depletion potential-clamped layer (NPCL), is positioned under and close to the two BOX sections. In the split BOXes and the Si region above the BOXes, the blocking voltage (BV) is divided into two parts by the NPCL. The voltage in the NPCL is clamped to be nearly half of the drain voltage. When the drain voltage approaches a breakdown value, the voltage sustained by the source-section BOX and the Si region under the source are nearly the same as the voltage sustained by the drain-section BOX and the Si region under the drain. The vertical BV is therefore almost doubled. The effectiveness of this new structure was verified for a P-channel SOI lateral double-diffused metal-oxide semiconductor (LDMOS) and can be applied to other high-voltage SOI devices. The simulation results show that the BV in an NPCL P-channel SOI LDMOS is improved by 55% and the specific on-resistance (Ron,sp) is reduced by 69% in comparison to the conventional structure.

Key words: breakdown voltage (BV), silicon-on-insulator (SOI), buried oxide (BOX), P channel

中图分类号:  (For silicon electronics)

  • 77.55.df
85.30.De (Semiconductor-device characterization, design, and modeling) 51.50.+v (Electrical properties)