中国物理B ›› 2022, Vol. 31 ›› Issue (12): 126103-126103.doi: 10.1088/1674-1056/ac785a

• • 上一篇    下一篇

Impact of incident direction on neutron-induced single-bit and multiple-cell upsets in 14 nm FinFET and 65 nm planar SRAMs

Shao-Hua Yang(杨少华)1,2, Zhan-Gang Zhang(张战刚)2,†, Zhi-Feng Lei(雷志锋)2, Yun Huang(黄云)2, Kai Xi(习凯)3, Song-Lin Wang(王松林)4,5, Tian-Jiao Liang(梁天骄)4,5, Teng Tong(童腾)4, Xiao-Hui Li(李晓辉)4, Chao Peng(彭超)2, Fu-Gen Wu(吴福根)1, and Bin Li(李斌)6   

  1. 1 School of Physics and Optoeletronic Engineering, Guangdong University of Technology, Guangzhou 510006, China;
    2 Science and Technology on Reliability Physics and Application of Electronic Component Laboratory, China Electronic Product Reliability and Environmental Testing Research Institute, Guangzhou 510370, China;
    3 Institute of Microelectronics of Chinese Academy of Sciences, Beijing 100029, China;
    4 Institute of High Energy Physics, Chinese Academy of Sciences, Beijing 100049, China;
    5 Spallation Neutron Source Science Center, Dongguan 523803, China
  • 收稿日期:2021-12-05 修回日期:2022-04-17 接受日期:2022-06-14 出版日期:2022-11-11 发布日期:2022-11-11
  • 通讯作者: Zhan-Gang Zhang E-mail:zhangangzhang@163.com
  • 基金资助:
    Project supported by the Key-Area Research and Development Program of Guangdong Province, China (Grant No. 2019B010145001), the National Natural Science Foundation of China (Grant Nos. 12075065 and 12175045), and the Applied Fundamental Research Project of Guangzhou City, China (Grant No. 202002030299).

Impact of incident direction on neutron-induced single-bit and multiple-cell upsets in 14 nm FinFET and 65 nm planar SRAMs

Shao-Hua Yang(杨少华)1,2, Zhan-Gang Zhang(张战刚)2,†, Zhi-Feng Lei(雷志锋)2, Yun Huang(黄云)2, Kai Xi(习凯)3, Song-Lin Wang(王松林)4,5, Tian-Jiao Liang(梁天骄)4,5, Teng Tong(童腾)4, Xiao-Hui Li(李晓辉)4, Chao Peng(彭超)2, Fu-Gen Wu(吴福根)1, and Bin Li(李斌)6   

  1. 1 School of Physics and Optoeletronic Engineering, Guangdong University of Technology, Guangzhou 510006, China;
    2 Science and Technology on Reliability Physics and Application of Electronic Component Laboratory, China Electronic Product Reliability and Environmental Testing Research Institute, Guangzhou 510370, China;
    3 Institute of Microelectronics of Chinese Academy of Sciences, Beijing 100029, China;
    4 Institute of High Energy Physics, Chinese Academy of Sciences, Beijing 100049, China;
    5 Spallation Neutron Source Science Center, Dongguan 523803, China
  • Received:2021-12-05 Revised:2022-04-17 Accepted:2022-06-14 Online:2022-11-11 Published:2022-11-11
  • Contact: Zhan-Gang Zhang E-mail:zhangangzhang@163.com
  • Supported by:
    Project supported by the Key-Area Research and Development Program of Guangdong Province, China (Grant No. 2019B010145001), the National Natural Science Foundation of China (Grant Nos. 12075065 and 12175045), and the Applied Fundamental Research Project of Guangzhou City, China (Grant No. 202002030299).

RichHTML

2

PDF (PC)

60

赞

摘要： Based on the BL09 terminal of China Spallation Neutron Source (CSNS), single event upset (SEU) cross sections of 14 nm fin field-effect transistor (FinFET) and 65 nm quad data rate (QDR) static random-access memories (SRAMs) are obtained under different incident directions of neutrons: front, back and side. It is found that, for both technology nodes, the "worst direction" corresponds to the case that neutrons traverse package and metallization before reaching the sensitive volume. The SEU cross section under the worst direction is 1.7-4.7 times higher than those under other incident directions. While for multiple-cell upset (MCU) sensitivity, side incidence is the worst direction, with the highest MCU ratio. The largest MCU for the 14 nm FinFET SRAM involves 8 bits. Monte-Carlo simulations are further performed to reveal the characteristics of neutron induced secondary ions and understand the inner mechanisms.

关键词: neutron, fin field-effect transistor (FinFET), single event upset (SEU), Monte-Carlo simulation

Abstract: Based on the BL09 terminal of China Spallation Neutron Source (CSNS), single event upset (SEU) cross sections of 14 nm fin field-effect transistor (FinFET) and 65 nm quad data rate (QDR) static random-access memories (SRAMs) are obtained under different incident directions of neutrons: front, back and side. It is found that, for both technology nodes, the "worst direction" corresponds to the case that neutrons traverse package and metallization before reaching the sensitive volume. The SEU cross section under the worst direction is 1.7-4.7 times higher than those under other incident directions. While for multiple-cell upset (MCU) sensitivity, side incidence is the worst direction, with the highest MCU ratio. The largest MCU for the 14 nm FinFET SRAM involves 8 bits. Monte-Carlo simulations are further performed to reveal the characteristics of neutron induced secondary ions and understand the inner mechanisms.

Key words: neutron, fin field-effect transistor (FinFET), single event upset (SEU), Monte-Carlo simulation

中图分类号:  (Neutron radiation effects)

  • 61.80.Hg
61.82.Fk (Semiconductors) 85.40.-e (Microelectronics: LSI, VLSI, ULSI; integrated circuit fabrication technology) 02.50.Ng (Distribution theory and Monte Carlo studies)