Schematic representation of the application of a top gate voltage simultaneously with the application of a back gate voltage.