Research on SEE mitigation techniques using back junction and p+ buffer layer in domestic non-DTI SiGe HBTs by TCAD
Wei Jia-Nan, He Chao-Hui , Li Pei, Li Yong-Hong
       

Plot of collector charge collection in back junction device versus Ls at x = 0 μ m and 12 μ m .