Schematic diagram of the device structure of EDL under positive (left) and negative (right) gate voltage.