Simulated structure for 40-nm FD-SOI PMOS in an inverter. (a) P-hit simulation, (b) N-hit simulation.