Mechanism of single-event transient pulse quenching between dummy gate isolated logic nodes*
Chen Jian-Jun†, Chi Ya-Qing, Liang Bin
Fig.#cod#x00A0;9. The OR2X1 cells of a the proposed layout layout 6 and b the layout described in Ref. [ 6 ] layout 7.