Mechanism of single-event transient pulse quenching between dummy gate isolated logic nodes*
Chen Jian-Jun†, Chi Ya-Qing, Liang Bin
Fig.#cod#x00A0;8. a Schematic of OR cell, and b the layout of the PMOS circuits of an OR2X1 cell layout 5.