Mechanism of single-event transient pulse quenching between dummy gate isolated logic nodes*
Chen Jian-Jun†, Chi Ya-Qing, Liang Bin
Fig.#cod#x00A0;7. Main mechanisms for underlying adjacent NMOS charge sharing collection in a layout 2 and b layout 4.