Charge trapping in surface accumulation layer of heavily doped junctionless nanowire transistors
Ma Liu-Hong, Han Wei-Hua†, Wang Hao, Yang Xiang, Yang Fu-Hua‡
       
Schematic diagrams of the fabrication process for JNTs.