Simulation study of high voltage GaN MISFETs with embedded PN junction
Fei Xin-Xing1, Wang Ying2, †, Luo Xin1, Yu Cheng-Hao2
       

Schematic diagram of (a) FPC-MISFET and (b) EJ-MISFET.