Simulation study of high voltage GaN MISFETs with embedded PN junction
Fei Xin-Xing
1
, Wang Ying
2, †
, Luo Xin
1
, Yu Cheng-Hao
2
Schematic diagram of (a) FPC-MISFET and (b) EJ-MISFET.