Please wait a minute...
Chin. Phys. B, 2016, Vol. 25(2): 027303    DOI: 10.1088/1674-1056/25/2/027303
CONDENSED MATTER: ELECTRONIC STRUCTURE, ELECTRICAL, MAGNETIC, AND OPTICAL PROPERTIES Prev   Next  

Effect of gate length on breakdown voltage in AlGaN/GaN high-electron-mobility transistor

Jun Luo(罗俊)1, Sheng-Lei Zhao(赵胜雷)1, Min-Han Mi(宓珉瀚)1, Wei-Wei Chen(陈伟伟)2, Bin Hou(侯斌)2, Jin-Cheng Zhang(张进成)1, Xiao-Hua Ma(马晓华)1,2, Yue Hao(郝跃)1
1. Key Laboratory of Wide Band-Gap Semiconductor Materials and Devices, School of Microelectronics, Xidian University, Xi'an 710071, China;
2. School of Advanced Materials and Nanotechnology, Xidian University, Xi'an 710071, China
Abstract  The effects of gate length LG on breakdown voltage VBR are investigated in AlGaN/GaN high-electron-mobility transistors (HEMTs) with LG = 1 μm~ 20 μm. With the increase of LG, VBR is first increased, and then saturated at LG=3 μm. For the HEMT with LG=1 μm, breakdown voltage VBR is 117 V, and it can be enhanced to 148 V for the HEMT with LG = 3 μm. The gate length of 3 μm can alleviate the buffer-leakage-induced impact ionization compared with the gate length of 1 μm, and the suppression of the impact ionization is the reason for improving the breakdown voltage. A similar suppression of the impact ionization exists in the HEMTs with LG>3 μm. As a result, there is no obvious difference in breakdown voltage among the HEMTs with LG = 3 μm~ 20 μm, and their breakdown voltages are in a range of 140 V-156 V.
Keywords:  AlGaN/GaN high-electron-mobility transistors (HEMTs)      breakdown voltage      gate length  
Received:  15 August 2015      Revised:  02 October 2015      Accepted manuscript online: 
PACS:  73.40.Kp (III-V semiconductor-to-semiconductor contacts, p-n junctions, and heterojunctions)  
  73.61.Ey (III-V semiconductors)  
  78.30.Fs (III-V and II-VI semiconductors)  
Fund: Project supported by the National Natural Science Foundation of China (Grant Nos. 61334002, 61106106, and 61204085).
Corresponding Authors:  Yue Hao     E-mail:  yhao@xidian.edu.cn

Cite this article: 

Jun Luo(罗俊), Sheng-Lei Zhao(赵胜雷), Min-Han Mi(宓珉瀚), Wei-Wei Chen(陈伟伟), Bin Hou(侯斌), Jin-Cheng Zhang(张进成), Xiao-Hua Ma(马晓华), Yue Hao(郝跃) Effect of gate length on breakdown voltage in AlGaN/GaN high-electron-mobility transistor 2016 Chin. Phys. B 25 027303

[1] Lee H S, Piedra D, Sun M, Gao X, Guo S and Palacios T 2012 IEEE Electron Dev. Lett. 33 982
[2] Wu Y F, Saxler A, Moore M, Smith R P, Sheppard S, Chavarkar P M, Wisleder T, Mishra U K and Parikh P 2004 IEEE Electron Dev. Lett. 25 117
[3] Huang X, Liu Z, Li Q and Lee F C 2014 IEEE Trans. Power Electron. 29 2453
[4] Xing H L, Dora Y, Chini A, Heikman S, Keller S and Mishra U K 2004 IEEE Electron Dev. Lett. 25 161
[5] Yang L, Hu G Z, Hao Y, Ma X H, Quan S, Yang L Y and Jiang S G 2010 Chin. Phys. B 19 047301
[6] Zhao S L, Chen W W, Yue T, Wang Y, Luo J, Mao W, Ma X H and Hao Y 2013 Chin. Phys. B 22 117307
[7] Zhou Q, Huang S, Chen H, Zhou C, Feng Z, Cai S and Chen K J 2011 IEEE International Electron Devices Meeting, December 5-7, 2011, Washington, USA, p. 33.4.1
[8] Lee D S, Laboutin O, Cao Y, Johnson W, Beam E, Ketterson A, Schuette M, Saunier P and Palacios T 2012 IEEE Electron Dev. Lett. 33 976
[9] Yue Y, Hu Z, Guo J, Sensale-Rodriguez B, Li G, Wang R, Faria F, Fang T, Song B, Gao X, Guo S, Kosel T, Snider G, Fay P, Jena D and Xing H 2012 IEEE Electron Dev. Lett. 33 988
[10] Downey B P, Meyer D J, Katzer D S, Roussos J A, Pan M and Gao X 2014 IEEE Electron Dev. Lett. 35 527
[11] Zhao S L, Hou B, Chen W W, Mi M H, Zheng J X, Zhang J C, Ma X H and Hao Y 2016 IEEE Trans. Power Electron. 31 1517
[1] Design optimization of high breakdown voltage vertical GaN junction barrier Schottky diode with high-K/low-K compound dielectric structure
Kuiyuan Tian(田魁元), Yong Liu(刘勇), Jiangfeng Du(杜江锋), and Qi Yu(于奇). Chin. Phys. B, 2023, 32(1): 017306.
[2] A 4H-SiC trench MOSFET structure with wrap N-type pillar for low oxide field and enhanced switching performance
Pei Shen(沈培), Ying Wang(王颖), and Fei Cao(曹菲). Chin. Phys. B, 2022, 31(7): 078501.
[3] Lateral β-Ga2O3 Schottky barrier diode fabricated on (-201) single crystal substrate and its temperature-dependent current-voltage characteristics
Pei-Pei Ma(马培培), Jun Zheng(郑军), Ya-Bao Zhang(张亚宝), Xiang-Quan Liu(刘香全), Zhi Liu(刘智), Yu-Hua Zuo(左玉华), Chun-Lai Xue(薛春来), and Bu-Wen Cheng(成步文). Chin. Phys. B, 2022, 31(4): 047302.
[4] Fast-switching SOI-LIGBT with compound dielectric buried layer and assistant-depletion trench
Chunzao Wang(王春早), Baoxing Duan(段宝兴), Licheng Sun(孙李诚), and Yintang Yang(杨银堂). Chin. Phys. B, 2022, 31(4): 047304.
[5] Modeling of high permittivity insulator structure with interface charge by charge compensation
Zhi-Gang Wang(汪志刚), Yun-Feng Gong(龚云峰), and Zhuang Liu(刘壮). Chin. Phys. B, 2022, 31(2): 028501.
[6] Terminal-optimized 700-V LDMOS with improved breakdown voltage and ESD robustness
Jie Xu(许杰), Nai-Long He(何乃龙), Hai-Lian Liang(梁海莲), Sen Zhang(张森), Yu-De Jiang(姜玉德), and Xiao-Feng Gu(顾晓峰). Chin. Phys. B, 2021, 30(6): 067303.
[7] Design and simulation of AlN-based vertical Schottky barrier diodes
Chun-Xu Su(苏春旭), Wei Wen(温暐), Wu-Xiong Fei(费武雄), Wei Mao(毛维), Jia-Jie Chen(陈佳杰), Wei-Hang Zhang(张苇杭), Sheng-Lei Zhao(赵胜雷), Jin-Cheng Zhang(张进成), and Yue Hao(郝跃). Chin. Phys. B, 2021, 30(6): 067305.
[8] A super-junction SOI-LDMOS with low resistance electron channel
Wei-Zhong Chen(陈伟中), Yuan-Xi Huang(黄元熙), Yao Huang(黄垚), Yi Huang(黄义), and Zheng-Sheng Han(韩郑生). Chin. Phys. B, 2021, 30(5): 057303.
[9] Improved 4H-SiC UMOSFET with super-junction shield region
Pei Shen(沈培), Ying Wang(王颖), Xing-Ji Li(李兴冀), Jian-Qun Yang(杨剑群), Cheng-Hao Yu(于成浩), and Fei Cao(曹菲). Chin. Phys. B, 2021, 30(5): 058502.
[10] Novel Si/SiC heterojunction lateral double-diffused metal-oxide semiconductor field-effect transistor with p-type buried layer breaking silicon limit
Baoxing Duan(段宝兴), Xin Huang(黄鑫), Haitao Song (宋海涛), Yandong Wang(王彦东), and Yintang Yang(杨银堂). Chin. Phys. B, 2021, 30(4): 048503.
[11] Novel fast-switching LIGBT with P-buried layer and partial SOI
Haoran Wang(王浩然), Baoxing Duan(段宝兴), Licheng Sun(孙李诚), and Yintang Yang(杨银堂). Chin. Phys. B, 2021, 30(2): 027302.
[12] Simulation study of high voltage GaN MISFETs with embedded PN junction
Xin-Xing Fei(费新星), Ying Wang(王颖), Xin Luo(罗昕), Cheng-Hao Yu(于成浩). Chin. Phys. B, 2020, 29(8): 080701.
[13] Variable-K double trenches SOI LDMOS with high-concentration P-pillar
Lijuan Wu(吴丽娟), Lin Zhu(朱琳), Xing Chen(陈星). Chin. Phys. B, 2020, 29(5): 057701.
[14] Numerical and analytical investigations for the SOI LDMOS with alternated high-k dielectric and step doped silicon pillars
Jia-Fei Yao(姚佳飞), Yu-Feng Guo(郭宇锋), Zhen-Yu Zhang(张振宇), Ke-Meng Yang(杨可萌), Mao-Lin Zhang(张茂林), Tian Xia(夏天). Chin. Phys. B, 2020, 29(3): 038503.
[15] Breakdown voltage enhancement in GaN channel and AlGaN channel HEMTs using large gate metal height
Zhong-Xu Wang(王中旭), Lin Du(杜林), Jun-Wei Liu(刘俊伟), Ying Wang(王颖), Yun Jiang(江芸), Si-Wei Ji(季思蔚), Shi-Wei Dong(董士伟), Wei-Wei Chen(陈伟伟), Xiao-Hong Tan(谭骁洪), Jin-Long Li(李金龙), Xiao-Jun Li(李小军), Sheng-Lei Zhao(赵胜雷), Jin-Cheng Zhang(张进成), Yue Hao(郝跃). Chin. Phys. B, 2020, 29(2): 027301.
No Suggested Reading articles found!