

# Concise Modeling of Amorphous Dual-Gate In-Ga-Zn-O Thin-Film Transistors for Integrated Circuit Designs \*

Can Li(李璨), Cong-Wei Liao(廖聪维)\*\*, Tian-Bao Yu(于天宝), Jian-Yuan Ke(柯建源),  
Sheng-Xiang Huang(黄生祥), Lian-Wen Deng(邓联文)

*School of Physics and Electronics, Central South University, Changsha 410083*

(Received 29 August 2017)

*An analytical model for current–voltage behavior of amorphous In-Ga-Zn-O thin-film transistors (a-IGZO TFTs) with dual-gate structures is developed. The unified expressions for synchronous and asynchronous operating modes are derived on the basis of channel charges, which are controlled by gate voltage. It is proven that the threshold voltage of asynchronous dual-gate IGZO TFTs is adjusted in proportion to the ratio of top insulating capacitance to the bottom insulating capacitance ( $C_{TI}/C_{BI}$ ). Incorporating the proposed model with Verilog-A, a touch-sensing circuit using dual-gate structure is investigated by SPICE simulations. Comparison shows that the touch sensitivity is increased by the dual-gate IGZO TFT structure.*

PACS: 73.40.Qv, 71.23.An, 85.60.Pg

DOI: 10.1088/0256-307X/35/2/027302

Amorphous indium-gallium-zinc-oxide (a-IGZO) thin-film transistors (TFTs) show great potential for mass production of active matrix flat panel display (AMFPD),<sup>[1,2]</sup> owing to the high mobility, excellent uniformity, and low manufacturing cost.<sup>[3]</sup> In recent years, IGZO TFTs with dual-gate (DG) structure attract enormous attention, due to the improved electrical performance.<sup>[4,5]</sup> Baek *et al.* demonstrated that the threshold voltage of DG IGZO TFTs can be adjusted by changing base voltage.<sup>[6]</sup> Wang *et al.* showed a new AMOLED pixel circuit with DG IGZO TFTs.<sup>[7]</sup> However, few works have been involved for modeling of current–voltage characteristics of DG IGZO TFTs to date. Due to the lack of an analytical model, there are great difficulties to simulate DG IGZO TFT integrated circuits.

Recently, widespread attention has been paid to TFT integrated touch sensors for consuming electronics. Nakamura proposed an in-cell touch sensor array using LTPS TFTs, which showed a good measurement result.<sup>[8]</sup> However, the schematic seems slightly complicated, as many elements are required for sensing pixel circuit, such as a storing capacitance, a pre-charging, a reading-out TFT, and an amplifier circuit. Thus Cheu *et al.* proposed a simpler sensing pixel circuit where only four TFTs and one coupling capacitance were used.<sup>[9]</sup> In addition, Brown *et al.* proposed 1TFT-1capacitance touch sensing circuit with the LTPS TFT technology.<sup>[10]</sup> However, the research of touch sensor using IGZO TFTs is not enough, and specifically there are fewer studies on touch sensor using DG IGZO TFTs. Furthermore, as the requirements for the switching and driving transistors are different, the dimension and configuration for the DG IGZO TFTs should be carefully chosen.

Figure 1 shows the simplified cross sectional view

of DG IGZO TFTs, and Table 1 lists the geometrical parameters. The active layer is controlled by two separated gates, i.e., bottom gate (BG) and top gate (TG).<sup>[11]</sup> In this study, floating gate effects are avoided because both the top and the bottom gate electrodes are connected with specific voltage source. As the two gates can be applied with the same or different controlling voltages, unified current–voltage expressions will be derived on the basis of channel charge–voltage relationship in the following.

**Table 1.** Geometrical parameters of dual-gate IGZO TFTs.

Parameter	Value
Top/bottom gate thickness (nm/nm)	100/100
Gate insulator thickness (nm)	200
IGZO layer thickness (nm)	30
Channel width/length ( $\mu\text{m}/\mu\text{m}$ )	60/10

The  $y$  direction is along the side of the IGZO film from the source to the drain electrodes. The channel length is  $L$ , and the thickness is  $t_s$  as shown in Fig. 1. Here  $y = 0$  and  $y = L$  indicate the regional boundary of channel to source and of channel to drain,  $C_{TI}$ ,  $C_{BI}$  and  $C_{dep}$  are the capacitance values per unit area for the top insulator, bottom insulator, and IGZO film, respectively.


The distribution of charges in the IGZO layer is dependent on the applied voltage on the gate electrodes. As shown in Fig. 1, the channel layer of DG TFTs is divided into the main and the sub channels. For the conventional single-gate (SG) IGZO TFTs with inverter staggered structure, which has been widely used for decades, the drain-to-source current can only flow through the main channel, which is solely controlled by the bottom gate. However, for DG IGZO TFTs, it is also possible that drain-to-source current flows through the sub channel in the case that the top-

\*Supported by the National Key Research and Development Program of China under Grant No 2017YFA0204600, the National Natural Science Foundation of China under Grant No 61404002, and the Science and Technology Project of Hunan Province under Grant No 2015JC3041.

\*\*Corresponding author. Email: hustliao@126.com

© 2018 Chinese Physical Society and IOP Publishing Ltd

gate voltage ( $V_{TG}$ ) is larger than the threshold voltage of TG ( $V_{TT0}$ ). Furthermore, the charge distribution in the main channel will also be affected by the top gate if  $V_{TG} < V_{TT0}$ , and the threshold voltage will be adjusted accordingly. When  $C_{TI}$  and  $C_{dep}$  are in serial configuration, the charge in the main channel is influenced by the top gate through  $C'_{TI}$ , which is approximately expressed as  $C'_{TI} = (C_{TI}C_{dep})/(C_{TI} + C_{dep})$ .<sup>[12]</sup>



**Fig. 1.** Simplified cross-sectional view of dual-gate IGZO TFTs.

The drain-source current (i.e.,  $I_{DS}$ ) of TFTs is in proportion to the electron velocity of the electron in the channel (i.e.,  $\mu_{EF}(dV/dy)$ , where  $\mu_{EF}$  is the effective field effect mobility). Therefore, the voltage drop is expressed as

$$dV = \frac{I_{DS}dy}{W\mu_{FE}|Q|}, \quad (1)$$

where  $dV$  is the voltage drop from  $y$  to  $y + dy$ , and  $W$  is the channel width. The value of  $Q$  represents the gate-induced charges, which can be expressed as<sup>[13]</sup>

$$Q = A[V_{BG} - V_{BT0} - V(y)] + B[V_{TG} - V_{TT0} - V(y)], \quad (2)$$

$$A = C_{BI} \frac{\text{sgn}V_{BG} + 1}{2} + \frac{C_{BI}C_{dep}}{C_{BI} + C_{dep}} \frac{1 - \text{sgn}V_{BG}}{2}, \quad (3)$$

$$B = C_{TI} \frac{\text{sgn}V_{TG} + 1}{2} + \frac{C_{TI}C_{dep}}{C_{TI} + C_{dep}} \frac{1 - \text{sgn}V_{TG}}{2}, \quad (4)$$

where  $V_{BT0}$  and  $V_{TT0}$  are the threshold voltages of the main and the sub channels,  $V_{BG}$  and  $V_{TG}$  are the voltages of BG and TG, respectively. The effective field mobility is dependent on gate voltage, and it is expressed as

$$\mu_{FE} = \mu_{BAND}(V_G - V_{FB})^\gamma, \quad (5)$$

where  $V_{FB}$  is the flat band voltage,  $\mu_{BAND}$  is the flat band mobility,  $V_G$  is the gate voltage, and  $\gamma$  is a material- and temperature-dependent parameter.<sup>[14]</sup>

Synchronous dual-gate mode means that the top gate electrode and the bottom gate electrode are connected (i.e.,  $V_{BG} = V_{TG} = V_G$ ).

Substituting Eq. (2) into Eq. (1), and integrating Eq. (1) from  $y = 0$  to  $y = L$ , the on-current is simpli-

fied to

$$I_{DS} = \frac{W}{L} \mu_{FE} (C_{BI} + C_{TI}) \left\{ \left[ V_G - \frac{(C_{BI}V_{BT0} + C_{TI}V_{TT0})}{C_{BI} + C_{TI}} \right] V_{DS} - \frac{1}{2} V_{DS}^2 \right\}. \quad (6)$$

Here the effective gate capacitance of unit gate insulator area ( $C_{DI}$ ) is the total capacitance of top and bottom gate insulating layers ( $C_{BI}$  and  $C_{TI}$ ),

$$C_{DI} = C_{BI} + C_{TI}, \quad (7)$$

and the effective threshold voltage ( $V_{DTH}$ ) is expressed as

$$V_{DTH} = \frac{C_{BI}V_{BT0} + C_{TI}V_{TT0}}{C_{BI} + C_{TI}}. \quad (8)$$

Thus in the case of  $V_{DS} > V_G - V_{DTH}$ , the drain-to-source current for saturation region is

$$I_{DS} = \frac{W}{2L} \mu_{FE} C_{DI} (V_G - V_{DTH})^2 (1 + \lambda \cdot V_{DS}), \quad (9)$$

where  $\lambda$  is the kink effect coefficient. For sub-threshold region,  $I_{sub}$  is determined by diffusion of gate-to-channel field and it is expressed as<sup>[15]</sup>

$$I_{DS} = I_{DG} \frac{W}{L} [1 - e^{-(\ln 10) \frac{\theta_1 V_{DS}}{SS_{DG}}}] e^{(\ln 10) \frac{\theta_2 (V_G - V_{FB})}{SS_{DG}}}, \quad (10)$$

$$SS_{DG} = \frac{k_B T}{q} (\ln 10) \left( 1 + \frac{C_{dep}}{C_{DI}} \right), \quad (11)$$

where  $I_{DG}$  is the drain-source current at  $V_G = V_{DTH}$ ,  $SS_{DG}$  is the sub-threshold swing of synchronous DG IGZO TFTs,  $\theta_1$  and  $\theta_2$  are the fitting parameters.


The leakage drain-source current is expressed as

$$I_{DS} = G_{DG} V_{DS} \frac{W}{L}, \quad (12)$$

where  $G_{DG}$  is the conductivity coefficient for leakage region. To sum up, using the smoothing function  $f(x, y) = [(x^m y^m)/(x^m + y^m)]^{1/m}$  and  $\tanh(x)$ ,<sup>[16]</sup> the unified model for drain-to-source current of synchronous dual-gate IGZO TFTs can be expressed as

$$I_{DS} = \frac{W}{L} \mu_{FE} C_{DI} \frac{(V_G - V_{DTH})}{2} \left( [2V_{DS}(V_G - V_{DTH}) - V_{DS}^2]^m \left\{ \left[ 2V_{DS} - \frac{V_{DS}^2}{(V_G - V_{DTH})} \right]^m \cdot (1 + \lambda V_{DS})^{-m} + (V_G - V_{DTH})^m \right\}^{-1} \right)^{1/m} \cdot \left[ \frac{1 + \tanh[\beta(V_G - V_{DTH})]}{2} \right] \cdot \left\{ I_{DG} \frac{W}{L} [1 - e^{-(\ln 10) \frac{\theta_1 V_{DS}}{SS_{DG}}}] \ln[1 + e^{(\ln 10) \frac{\theta_2 (V_G - V_{FB})}{SS_{DG}}}] + G_{DG} V_{DS} \frac{W}{L} \right\} \cdot \left[ \frac{1 - \tanh[\beta(V_G - V_{DTH})]}{2} \right], \quad (13)$$

where  $m$  is the smoothing parameter and  $\beta$  is the fitting parameter. Based on the derived current-voltage model, the output and transfer characteristic can be obtained by Hspice simulator incorporating the Verilog-A code. Comparisons between the calculation and the measurement are carried out as shown in Fig. 2.<sup>[17]</sup> As good agreements are obtained, the above derived analytical model is highly reliable.



**Fig. 2.** Comparison of calculation and measurement electrical characteristic for synchronous dual-gate IGZO TFTs: (a) with output characteristic and (b) with transfer characteristic.

On the other hand, asynchronous dual-gate mode means that the top-gate electrode and the bottom-gate electrodes are biased independently. The IGZO channel is mainly controlled by the bottom gate, and the top gate is only used to adjust the threshold voltage linearly.

As listed in Table 1, the thickness of the IGZO layer is much smaller than the bottom- and top-gate insulators. Thus it is reasonable to assume  $C_{\text{dep}} \gg C_{\text{BI}}$  or  $C_{\text{TI}}$ . Then the drain-to-source current behavior for the above threshold region is written as

$$I_{\text{DS}} = \frac{W}{L} \mu_{\text{FE}} \left\{ C_{\text{BI}} \left[ V_{\text{BG}} - V_{\text{BT0}} + \frac{C_{\text{TI}}}{C_{\text{BI}}} (V_{\text{TG}} - V_{\text{TT0}}) \right] V_{\text{DS}} - \frac{1}{2} (C_{\text{BI}} + C_{\text{TI}}) V_{\text{DS}}^2 \right\}, \quad (14)$$

where the threshold voltage of asynchronous DG IGZO TFTs is defined as

$$V_{\text{BTH}} = V_{\text{BT0}} - \frac{C_{\text{TI}}}{C_{\text{BI}}} (V_{\text{TG}} - V_{\text{TT0}}). \quad (15)$$

In other words, the threshold voltage is linearly decreasing with the increases of the TG voltage, and the coefficient is  $C_{\text{TI}}/C_{\text{BI}}$ .

Therefore, in the case of  $V_{\text{DS}} \geq (V_{\text{BG}} - V_{\text{BTH}})(C_{\text{BI}}/C_{\text{DI}})$ , the saturation current of the device is expressed as

$$I_{\text{DS}} = \frac{W}{2L} \mu_{\text{FE}} \frac{C_{\text{BI}}^2}{C_{\text{BI}} + C_{\text{TI}}} (V_{\text{BG}} - V_{\text{BTH}})^2 (1 + \lambda V_{\text{DS}}), \quad (16)$$

and the sub-threshold current is expressed as

$$I_{\text{DS}} = I_{\text{BG}} \frac{W}{L} e^{(\ln 10) \frac{\theta_2 [V_{\text{BG}} - V_{\text{FB}} + \frac{C_{\text{TI}}}{C_{\text{BI}}} (V_{\text{TG}} - V_{\text{TH0}})]}{SS_{\text{BG}}}} \cdot [1 - e^{-(\ln 10) \frac{\theta_1 V_{\text{DS}}}{SS_{\text{BG}}}}], \quad (17)$$

$$SS_{\text{BG}} = \frac{k_{\text{B}} T}{q} (\ln 10) \left( 1 + \frac{C_{\text{dep}}}{C_{\text{BI}}} \right), \quad (18)$$

where  $I_{\text{BG}}$  is the drain-source current at  $V_{\text{BG}} = V_{\text{BTH}}$ , and  $SS_{\text{BG}}$  is the sub-threshold swing of asynchronous DG IGZO TFTs.

Therefore, also using the smoothing function  $f(x, y) = [(x^m y^m)/(x^m + y^m)]^{1/m}$ , the unified model for drain-to-source current of asynchronous DG IGZO TFTs can be expressed as


$$I_{\text{DS}} = \frac{W}{L} \mu_{\text{FE}} C_{\text{BI}} \frac{(V_{\text{BG}} - V_{\text{BTH}})}{2} \cdot \left( \left[ 2 \frac{C_{\text{BI}}}{C_{\text{BI}} + C_{\text{DI}}} V_{\text{DS}} (V_{\text{BG}} - V_{\text{BTH}}) - V_{\text{DS}}^2 \right]^m \left\{ \left[ 2 V_{\text{DS}} - \frac{V_{\text{DS}}^2}{C_{\text{BI}} (V_{\text{BG}} - V_{\text{BTH}})} \right]^m \cdot (1 + \lambda V_{\text{DS}})^{-m} + \frac{C_{\text{BI}}}{C_{\text{BI}} + C_{\text{DI}}} (V_{\text{BG}} - V_{\text{BTH}})^m \right\}^{-1} \right)^{\frac{1}{m}} \left[ \frac{1}{2} + \frac{\tanh[\beta (V_{\text{BG}} - V_{\text{BTH}})]}{2} \right] + \left( I_{\text{BG}} \frac{W}{L} [1 - e^{-(\ln 10) \frac{\theta_1 V_{\text{DS}}}{SS_{\text{BG}}}}] \cdot \ln \left\{ 1 + e^{(\ln 10) \frac{\theta_2 [V_{\text{BG}} - V_{\text{FB}} + \frac{C_{\text{TI}}}{C_{\text{BI}}} (V_{\text{TG}} - V_{\text{TH0}})]}{SS_{\text{BG}}}} \right\} + G_{\text{BG}} V_{\text{DS}} \frac{W}{L} \right) \left( \frac{1 - \tanh[\beta (V_{\text{BG}} - V_{\text{BTH}})]}{2} \right). \quad (19)$$

Figure 3 shows the calculated transfer characteristic by Hspice simulations incorporating Verilog-A based on the derived model.<sup>[18]</sup> It is observed that the threshold voltage positively shifts with decreasing the TG voltage for constant sub-threshold swing and off-region current. The increase of threshold voltage is attributed to the depletion of charges in the IGZO film for the negative top-gate voltage. Due to the adjustable threshold voltage, multiple functions can be realized by asynchronous DG IGZO TFTs with increasing flexibility in circuit design.


The touch sensing efficiency with SG and DG TFTs is compared.<sup>[19]</sup> Figure 4(a) shows the touch pixel circuit based on photodiode (PD). The pixel consists of one driving TFT (M1), one capacitance (C1), the switching TFT (M2) and the load capacitance (C2), and the parameters for the investigated pixel are listed in Table 2. As the leakage current is

in proportion to the light intensity, the output voltage is increased by the finger-touching events with the decrease of the leakage current through PD.

For the conventional structure, M1 is with the single-gate structure. We propose to replace M1 with a dual-gate structure for a higher driving ability. The value of  $V_{DD}/V_B$  is 6 V,  $V_{SS}$  and  $V_{SSR}$  are  $-3$  V, and  $-6$  V, respectively. It is required that the value of  $V_{SS}$  is smaller than the threshold voltage of M1. The voltage  $V_{TT}$  received by the top-gate electrode is increased from  $-6$  V to  $V_{TG}$  in the sensing period.



**Fig. 3.** The calculated transfer characteristic of asynchronous dual-gate IGZO TFTs with various  $V_{TG}$ .



**Fig. 4.** The touch sensor schematic (a), and transient response of touch sensor with single-gate (b), synchronous dual-gate (c), and asynchronous dual-gate (d) IGZO TFTs.

**Table 2.** The parameters for touch pixel circuit.

Parameter	Value
Channel width/length of M1 ( $\mu\text{m}/\mu\text{m}$ )	60/10
Channel width/length of M2 ( $\mu\text{m}/\mu\text{m}$ )	12/4
$C_1$ (pF)	0.2
$C_2$ (pF)	25

Figure 4 shows the output of touch-sensing circuit with different M1 structures. For the asynchronous dual-gate mode, the difference of  $V_{OUT}$  between dark and light states is 5 V, which is larger than the single-gate and synchronous dual-gate structures. This is attributed to the increase of  $V_{OUT}$  for the asynchronous dual-gate mode under the dark condition, as the gate capacitance of M1 is as small as that of the single-gate mode, and the threshold voltage of M1 is comparable with the synchronous dual-gate mode. This is also closely related to the decrease of  $V_{OUT}$  for the asynchronous dual-gate mode under the light condition, due to the fast discharging of the gate electrode of M1 whose capacitance is small.

In summary, a compact model for drain-to-source current of dual-gate IGZO TFTs is investigated. By integration of the expression of channel charges, which is controlled by gate voltage, unified models for current-to-voltage DG IGZO TFTs with synchronous and asynchronous modes are derived. It is proved that the threshold voltage of asynchronous dual-gate IGZO TFTs is adjusted by top-gate voltage with the coefficient of  $C_{TI}/C_{BI}$ . By implementing the proposed model with Verilog-A, a touch-sensing circuit using dual-gate structure is investigated. It is found that the touch sensitivity is increased by dual-gate IGZO TFTs. The proposed electrical model for dual-gate IGZO TFTs is promising for promoting realization of system designs on display/touch panels.

## References

- [1] Qian H M et al 2015 *Chin. Phys. B* **24** 077307
- [2] Tang L F et al 2016 *Chin. Phys. Lett.* **33** 038502
- [3] Zheng Z et al 2016 *Org. Electron.* **33** 311
- [4] Son K S et al 2010 *IEEE Electron Device Lett.* **31** 219
- [5] Liu F et al 2016 *Appl. Phys. A* **122** 311
- [6] Baek G et al 2011 *IEEE Trans. Electron Devices* **58** 4344
- [7] Wang C C, Hu Z J, He X, Liao C W and Zhang S D 2016 *IEEE Trans. Electron Devices* **63** 3800
- [8] Nakamura T 2011 *J. Soc. Info. Display* **19** 639
- [9] Cheu W J, Tai Y H, Lin C H and Hsiao P H 2017 *SID 17 Digest March 23–25 2017 Los Angeles, USA* p 738
- [10] Brown C, Hadwen B and Kato H 2007 *IEEE International Solid-State Circuits Conference, February 12 2007 San Francisco, USA* p 132
- [11] Qin T, Huang S X, Liao C W, Yu T B and Deng L W 2017 *Acta. Phys. Sin.* **66** 097101 (in Chinese)
- [12] Abe K, Takahashi K, Sato A, Kumomi H, Nomura K, Kamiya T, Kanicki J and Hosono H 2012 *IEEE Trans. Electron Devices* **59** 1928
- [13] Chen Y, Xu Z, Zhao S L and Yin F F 2013 *Chin. Phys. Lett.* **30** 037302
- [14] Qian L and Yao R H 2012 *Chin. Phys. Lett.* **29** 097301
- [15] Zhao J Q, Yu P F, Qiu S, Zhao Q H, Feng L R, Ogier S, Tang W, Fan J L, Liu W J, Liu Y P and Guo X J 2017 *IEEE Trans. Electron Devices* **64** 2030
- [16] Lee S, Striakhilev D, Jeon S and Nathan A 2014 *IEEE Trans. Electron Devices* **35** 84
- [17] Baek G and Kanicki J 2012 *J. Soc. Info. Display* **20** 237
- [18] Seok M J, Mativenga M, Geng D and Jang J 2013 *IEEE Trans. Electron Devices* **60** 3787
- [19] Tai Y H, Chiu H L and Chou L S 2012 *Solid-State Electron.* **72** 67