Novel substrate trigger SCR-LDMOS stacking structure for high-voltage ESD protection application

doi:10.1088/1674-1056/24/4/047303

›› 2015, Vol. 24 ›› Issue (4): 47303-047303.doi: 10.1088/1674-1056/24/4/047303

• CONDENSED MATTER: ELECTRONIC STRUCTURE, ELECTRICAL, MAGNETIC, AND OPTICAL PROPERTIES • 上一篇下一篇

Novel substrate trigger SCR-LDMOS stacking structure for high-voltage ESD protection application

马金荣, 乔明, 张波

State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu 610054, China

收稿日期:2014-08-05 修回日期:2014-11-06 出版日期:2015-04-05 发布日期:2015-04-05

Novel substrate trigger SCR-LDMOS stacking structure for high-voltage ESD protection application

Ma Jin-Rong (马金荣), Qiao Ming (乔明), Zhang Bo (张波)

State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu 610054, China

Received:2014-08-05 Revised:2014-11-06 Online:2015-04-05 Published:2015-04-05
Contact: Qiao Ming E-mail:qiaoming@uestc.edu.cn

摘要/Abstract

摘要： A novel substrate trigger semiconductor control rectifier-laterally diffused metal-oxide semiconductor (STSCR-LDMOS) stacked structure is proposed and simulated using the transimission line pulser (TLP) multiple-pulse simulation method in a 0.35-μm, 60-V biploar-CMOS-DMOS (BCD) process without additional masks. On account of a very low holding voltage, it is susceptible to latch-up-like danger for the semiconductor control rectifier-laterally diffused metal-oxide semiconductor (SCR-LDMOS) in high-voltage electro-static discharge (ESD) protection applications. Although the conventional stacking structure has achieved strong latch-up immunity by increasing holding voltage, excessive high trigger voltage does not meet requirements for an ESD protection device. The holding voltage of the proposed stacked structure is proportional to the stacking number, whereas the trigger voltage remains nearly the same. A high holding voltage of 30.6 V and trigger voltage of 75.4 V are achieved.

关键词: electrostatic discharge, high holding voltage, latch-up, STSCR-LDMOS

Abstract: A novel substrate trigger semiconductor control rectifier-laterally diffused metal-oxide semiconductor (STSCR-LDMOS) stacked structure is proposed and simulated using the transimission line pulser (TLP) multiple-pulse simulation method in a 0.35-μm, 60-V biploar-CMOS-DMOS (BCD) process without additional masks. On account of a very low holding voltage, it is susceptible to latch-up-like danger for the semiconductor control rectifier-laterally diffused metal-oxide semiconductor (SCR-LDMOS) in high-voltage electro-static discharge (ESD) protection applications. Although the conventional stacking structure has achieved strong latch-up immunity by increasing holding voltage, excessive high trigger voltage does not meet requirements for an ESD protection device. The holding voltage of the proposed stacked structure is proportional to the stacking number, whereas the trigger voltage remains nearly the same. A high holding voltage of 30.6 V and trigger voltage of 75.4 V are achieved.

Key words: electrostatic discharge, high holding voltage, latch-up, STSCR-LDMOS

中图分类号: (Metal-insulator-semiconductor structures (including semiconductor-to-insulator))

73.40.Qv

85.30.De (Semiconductor-device characterization, design, and modeling) 85.30.Mn (Junction breakdown and tunneling devices (including resonance tunneling devices)) 85.30.Rs (Thyristors)

马金荣, 乔明, 张波. Novel substrate trigger SCR-LDMOS stacking structure for high-voltage ESD protection application[J]. , 2015, 24(4): 47303-047303.

Ma Jin-Rong (马金荣), Qiao Ming (乔明), Zhang Bo (张波). Novel substrate trigger SCR-LDMOS stacking structure for high-voltage ESD protection application[J]. Chin. Phys. B, 2015, 24(4): 47303-047303.

参考文献 17

[1]	Ker M D and Lin K H 2004 IEEE J. Electron Dev. Lett. 25 640
[2]	Liu Z W, Liou J J, Dong S R and Han Y 2010 IEEE J. Electron Dev. Lett. 31 845
[3]	Liu Y D, Du L, Sun P and Chen W H 2012 Acta Phys. Sin. 61 137203 (in Chinese)
[4]	Wang Y, Jia S, Chen Z J and Ji L J 2006 Chin. Phys. 15 2297
[5]	Fan H, Jiang L L and Zhang B 2013 IEEE Trans. Dev. Mater. Reliability 13 50
[6]	Markus P J M, Wolfgang W, Stephan M, Heinrich W, Andreas S and Wolfgang F 2000 IEEE Trans. Electron Dev. 47 2128
[7]	Chen W Y and Ker M D 2010 IEEE J. Electron Dev. Lett. 31 159
[8]	Zhang P, Wang Y, Jia S and Zhang X 2011 IEEE EDSSC, November 15-17, Tianjin, China, pp. 1-4
[9]	Walker A J, Puchner H, and Dhanraj SP D 2009 IEEE Trans. Electron Dev. 56 1753
[10]	Ma F, Zhang B, Han Y, Zheng J F, Song B, Dong S R and Liang H L 2013 IEEE J. Electron Dev. Lett. 34 1178
[11]	Ker M D and Chen T Y 2003 IEEE J. Solid-State Circuits 38 1380
[12]	Wang Y, Jia S, Sun L, Zhang G G, Zhang X and Ji L J 2007 Acta Phys. Sin. 56 7242 (in Chinese)
[13]	Ker M D and Hsu K C 2002 IEEE ISCAS 5 V-529
[14]	Zhu Z W, Hao Y, Zhang J F, Fang J P and Liu H X 2006 Acta Phys. Sin. 55 5878 (in Chinese)
[15]	Wu X P, Yang Y T, Gao H X, Dong G and Chai C C 2013 Acta Phys. Sin. 62 047203 (in Chinese)
[16]	Zhang B, Chai C C and Yang Y T 2010 Acta Phys. Sin. 59 8063 (in Chinese)
[17]	Ding K B and Huang D H 2013 Acta Electron. Sin. 41 1016 (in Chinese)

Novel substrate trigger SCR-LDMOS stacking structure for high-voltage ESD protection application

Novel substrate trigger SCR-LDMOS stacking structure for high-voltage ESD protection application

RichHTML

PDF (PC)

赞

可视化

摘要/Abstract

引用本文

使用本文

参考文献 17

相关文章 13

Metrics

本文评价

推荐阅读 0

[1]	Tian-Tian Xie(谢田田), Jun Wang(王俊), Fei-Bo Du(杜飞波), Yang Yu(郁扬), Yan-Fei Cai(蔡燕飞), Er-Yuan Feng(冯二媛), Fei Hou(侯飞), and Zhi-Wei Liu(刘志伟). Dynamic electrostatic-discharge path investigation relied on different impact energies in metal-oxide-semiconductor circuits[J]. 中国物理B, 2023, 32(4): 48501-048501.
[2]	Yuankang Chen(陈远康), Yuanliang Zhou(周远良), Jie Jiang(蒋杰), Tingke Rao(饶庭柯), Wugang Liao(廖武刚), and Junjie Liu(刘俊杰). Enhancement of holding voltage by a modified low-voltage trigger silicon-controlled rectifier structure for electrostatic discharge protection[J]. 中国物理B, 2023, 32(2): 28502-028502.
[3]	Xi-Kun Feng(冯希昆), Xiao-Feng Gu(顾晓峰), Qin-Ling Ma(马琴玲), Yan-Ni Yang(杨燕妮), and Hai-Lian Liang(梁海莲). Design and investigation of novel ultra-high-voltage junction field-effect transistor embedded with NPN[J]. 中国物理B, 2021, 30(7): 78502-078502.
[4]	Jie Xu(许杰), Nai-Long He(何乃龙), Hai-Lian Liang(梁海莲), Sen Zhang(张森), Yu-De Jiang(姜玉德), and Xiao-Feng Gu(顾晓峰). Terminal-optimized 700-V LDMOS with improved breakdown voltage and ESD robustness[J]. 中国物理B, 2021, 30(6): 67303-067303.
[5]	宋文强, 侯飞, 杜飞波, 刘志伟, 刘俊杰. Enhanced gated-diode-triggered silicon-controlled rectifier for robust electrostatic discharge (ESD) protection applications[J]. 中国物理B, 2020, 29(9): 98502-098502.
[6]	朱玲, 梁海莲, 顾晓峰, 许杰. Design of a novel high holding voltage LVTSCR with embedded clamping diode[J]. 中国物理B, 2020, 29(6): 68503-068503.
[7]	齐钊, 乔明, 何逸涛, 张波. High holding voltage SCR for robust electrostatic discharge protection[J]. 中国物理B, 2017, 26(7): 77304-077304.
[8]	张宇航, 柴常春, 于新海, 杨银堂, 刘阳, 樊庆扬, 史春蕾. Investigation on latch-up susceptibility induced by high-power microwave in complementary metal-oxide-semiconductor inverter[J]. 中国物理B, 2017, 26(2): 28501-028501.
[9]	张立忠, 王源, 何燕冬. Structure-dependent behaviors of diode-triggered silicon controlled rectifier under electrostatic discharge stress[J]. 中国物理B, 2016, 25(12): 128501-128501.
[10]	陈睿, 韩建伟, 郑汉生, 余永涛, 上官士鹏, 封国强, 马英起. Comparative research on “high currents” induced by single event latch-up and transient-induced latch-up[J]. , 2015, 24(4): 46103-046103.
[11]	张帅, 董树荣, 吴晓京, 曾杰, 钟雷, 吴健. An improved GGNMOS triggered SCR for high holding voltage ESD protection applications[J]. 中国物理B, 2015, 24(10): 108502-108502.
[12]	张立忠, 王源, 陆光易, 曹健, 张兴. A novel diode string triggered gated-PiN junction device for electrostatic discharge protection in 65-nm CMOS technology[J]. 中国物理B, 2015, 24(10): 108503-108503.
[13]	王　源, 贾　嵩, 陈中建, 吉利久. Low-parasitic ESD protection strategy for RF ICs in 0.35μm CMOS process[J]. 中国物理B, 2006, 15(10): 2297-2305.